Integrated circuit having a low power mode and method therefor

Details Integrated circuit having a low power mode and method therefor Integrated circuit having a low power mode and method therefor

2007-05-08

2007-05-08

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

C327S333000, C326S060000, C326S062000

Reexamination Certificate

active

11065796

ABSTRACT:
An integrated circuit (70) includes a first power supply bus (72) and a second power supply bus (74). The first power supply bus (72) provides a first power supply voltage (VDD) to a first plurality of circuit elements (12and76). The second power supply bus (74) provides a second power supply voltage (LVDD) to a second plurality of circuit elements (14), where the second power supply voltage is lower than the first power supply voltage. During a normal operating mode of the integrated circuit (70), the first power supply bus (72) provides the first power supply voltage to the first plurality of circuit elements (12and76) and the second power supply voltage is not provided to the second plurality of circuit elements (14). During a low power operating mode, the second power supply bus (74) provides the second power supply voltage to the second plurality of circuit elements (14) and the first power supply voltage is not provided to the first plurality of circuit elements (12and76).

REFERENCES:
patent: 5410507 (1995-04-01), Tazunoki et al.
patent: 6433586 (2002-08-01), Ooishi
patent: 6597620 (2003-07-01), McMinn
patent: 6643208 (2003-11-01), Yamagata et al.
patent: 6724648 (2004-04-01), Khellah et al.
patent: 2002/0171461 (2002-11-01), Yamazaki et al.
patent: 2003/0188241 (2003-10-01), Zyuban et al.
patent: 2004/0008071 (2004-01-01), Ko et al.
patent: 2004/0061135 (2004-04-01), Ikeno et al.
patent: 2004/0075478 (2004-04-01), Correale, Jr. et al.
patent: 2004/0143769 (2004-07-01), Deng et al.
patent: 2004/0178493 (2004-09-01), Correale, Jr.
patent: 2005/0218952 (2005-10-01), Padhye et al.
patent: 2005/0253462 (2005-11-01), Falkowski et al.
Correale, Jr., Anthony; “Watts” the Matter: Power Reduction Issues; IEEE; 2001; p. 9; #0-7803-7024-4/01; IEEE, USA.
Lackey, David E. et al.; “Managing Power and Performance for System-on-Chip Designs using Voltage Islands”; IEEE; 2002; pp. 195-202; #0-7803-7607-2/02; IEEE, USA.
Zyuban, Victor et al.; “Low Power Integrated Scan-Retention Mechanism”; ISLPED '02, Monterey, CA; Aug, 12-14, 2002; pp. 98-102; ACM; #1-58113-475-04/02/0008; ACM, USA.
Carballo, Juan-Antonio et al.; “A Semi-Custom Voltage-Island Technique and Its Application to High-Speed Serial Links”; ISLPED '03 Seoul, Korea; Aug. 25-27, 2003; pp. 60-65; #1-58113-682-X/03/0008; ACM; USA.

Affiliated with

Also associated with

Rating

Integrated circuit having a low power mode and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having a low power mode and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a low power mode and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3731893