Integrated circuit devices having on-chip adaptive bandwidth...

Details Integrated circuit devices having on-chip adaptive bandwidth... Integrated circuit devices having on-chip adaptive bandwidth...

2006-09-19

2006-09-19

Owens, Douglas W. (Department: 2811)

Multiplex communications

Communication techniques for information carried in plural...

Adaptive

C370S410000

Reexamination Certificate

active

07110420

ABSTRACT:
An adaptive bandwidth bus is provided that switches between a current mode of operation and a voltage mode of operation. Furthermore, related methods include transmitting a data signal in a current mode or a voltage mode and transmitting a control signal to indicate whether the signal should be transmitted in the current mode or the voltage mode.

REFERENCES:
patent: 6738388 (2004-05-01), Stevenson et al.
Achar, R. et al.,Simulation of High-Speed Interconnects, Proceedings of the IEEE, vol. 89, No. 5, (May 2001).
Bailey, D. et al.,Clocking Design and Analysis for a 600-MHz Alpha Microprocessor, IEEE Journal of Solid-State Circuits, vol. 33, No. 11, pp. 1627-1633, (Nov. 1998).
Bank, M., et al.,Practical realization of a raised-cosine filter, Elect. Letter, vol. 32, No. 5, pp. 438-440, (Feb. 1996).
Bashirullah, R. et al.,Cross-talk reduction for interconnect-limited bus based on raised cosine signaling, Int. Interconnect Technology Conf., San Francisco, CA., USA, pp. 66-68, (2001).
Bashirullah, R. et al,Delay and power model for current-mode signaling in deep submicron global interconnects, CICC, pp. 513-516, (2002).
Bathey, K. et al.,Noise Computation in Single Chip Packages, IEEE Transactions on Components Packaging and manufacturing Technology, Part B, Bol. 19, No. 2, pp. 350-360, (May 1996).
Burger, D. et al.,The SimpleScalar tool set, Version 2.0, University of Wisconsin, Madison, Technical Report CS-TR-97-1342, (Jun. 1997).
Delorme, N. et al.,Inductance and capacitance analytic formulas for VLSI interconnects, Electronic Letters, vol. 32, No. 11, pp. 996-997, (1996).
Elmore, W.C.,The transient response of damped linear networks with particular regard to wide-band amplifiers, Journal of Applied Physics, vol. 19, No. 1, pp. 55-63, (Jan. 1948).
Farjad-Rad, R. et al.,A 0.4-um CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Transmitter, IEEE Journal of Solid State Circuits, vol. 34, No. 5, pp. 580-585, May 1999).
Gabara, T.,A Closed-Form Solution to the damped RLC Circuit With Applications to CMOS Ground Bounce Estimation, IEEE Asic Conf., (1996).
Gabara, T.J. et al.,Forming damped LRC parasitic circuits in simultaneous switched CMOS output buffers, IEEE Journal of Solid State Circuits, 32, (3), pp. 407-418, (1997).
Gowan, M.K. et al.,Power considerations in the design of the Alpha 21264 microprocessor, Proc. Design automation Conference, pp. 726-731, (1998).
Hara, S. et al,Broad-Band Monolithic Microwave Active Inductor and its Application to Miniaturized Wide-Band Amplifiers, IEEE Transaction on Microwave Theory and Techniques, vol. 36, No. 12, pp. 1920-1924, (Dec. 1988).
van Heijningen, M. et al.,Analysis and experimental verification of digital substrate noise generation for epi-type substrate, IEEE Journal of Solid State Circuits, 35, (7), pp. 1002-1008 (2000).
Ho, C.W. et al.,The modified nodal approach to network analysis, IEEE Trans: Circuits and Systems, vol. CAS-22, pp. 504-509, (Jun. 1975).
Ingels, M. et al.,Design strategies and Decoupling Techniques for Reducing the effects of Electrical Interference in Mixed-Mode IC's, IEEE Journal of Solid Stat Circuits, vol. 32, No. 7, pp. 1136-1141, (Jul. 1997).
International Technology roadmap for Semiconductors, 2001 Edition.
Kamon, M. et al,FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program, IEEE Transactions on Microwave Theory and Techniques, vol. 42, No. 9, pp. 1750-1758, (Sep. 1994).
Kleveland, B. et al.,Line Inductance Extraction and Modeling in a Real Chip With Power Grid, Electron Devices Meeting, IEDM Technical Digest International, pp. 901-904, (1999).
Krishnamurthy, R. et al.,High-performance and Low Power Challenges for Sub-70nm Microprocessor Circuits, IEEE Custom Integrated Circuits Conference, pp. 125-128, (2002).
Larsson, P.,di/dt noise in CMOS integrated circuits, Analog Integrated Circuits Signal Process, 14, (1), pp. 113-129, (1997).
Leung, K.,Controlled Slew-rate output buffer, IEEE Custom Integrated Circuits Conference, pp. 5.5.1-5.5.4, (1988).
McInerney, R. et al.,Methodology For Repeater Insertion Management In RTL, Layout, Floorplan And Fullchip Timing Databases Of The Itanium™ Microprocessor, Proc. of Int. Symp. on Physical Design,pp. 99-104, (2000).
Mizuno, M. et al.,On-chip Multi-GHZ Clocking with Transmission Lines, IEEE ISSCC, pp. 366-367, (2000).
Mohan, S. et al.,Bandwidth Extension in CMOS with Optimized On-Chip Inductors, IEEE Journal of Solid-State Circuits, vol. 35, No. 3, pp. 346-355, (Mar. 2000).
Ohhata, K. et al.,Design of a 32.7-GHz Bandwidth AGC Amplifier IC with Wide Dynamic Range Implemented in SiGe HBT, IEEE Journal of Solid-State Circuits, vol. 34, No. 9, pp. 1290-1297, (Sep. 1999).
Olmstead, J.A. et al.,Noise Problems in mixed analog-digital integrated circuits, IEEE Custom Integrated Circuits Conference, pp. 659-662, (1987).
Pillage, L.T. et al.,Asymptotic Waveform Evaluation for Timing Analysis, IEEE Trans. on CAD, vol. 9, No. 4, pp. 352-366 (Apr. 1990).
Qi, Xiaoning et al,On-chip Inductance Modeling of VLSI Interconnects, IEEE International Solid-State Circuits Conference, (2000).
Rahmat, K. et al.,A Scaling Scheme for Interconnect in Deep-Submicron Processes, IEDM, pp. 245-248, (1995).
Rocha-Perez, J.M.,SC Implementation of FIR Filters for Digital Communication Systems, Design of Mixed-Mode Integrated circuits and Applications, 3rdInt. Workshop, pp. 179-182, (1999).
Rubinstein, P. Penfiled et al.,Signal Delay in RC Tree Networks, IEEE Trans. on CAD, vol. 2, No. 3, pp. 202-210, (Jul. 1983).
Runge, P.K.,Phase-Locked Loops with Signal Injection for Increased ull-In Range and Reduced Output Phase Jitter, IEEE Transaction on Communications, vol. 24, No. 6, pp. 636-644, (Jun. 1976).
Rusu, S. et al.,The First IA-64 Microprocessor, IEEE Journal of Solid State Circuits, vol. 35, No. 11, pp. 1539-1544, (Nov. 2000).
Sakurai, T,Closed-form expression for interconnection delay, coupling, and cross-talk in VLSI's, IEEE Trans. Electron Devices, vol. 40, pp. 118-124, (Jan. 1993).
Sakurai, T.,Alpha-Power Law MOSFET Model and its Applications to CM?OS Inverter Delay and Other Formulas, IEEE Journal of Solid-State Circuits, vol. 25, No. 2, pp. 584-594, (Apr. 1990).
Seevinck, E. et al.,Current-Mode Techniques for High Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, pp. 525-536, (Apr. 1991).
Sentinathan, R. et al.,Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise, IEEE Journal of Solid State Circuits, vol. 28, No. 2, pp. 138301388, (Dec. 1993).
Stamper, A.K. et al.,Advanced Wiring RC Delay Issues for sub-0.25-micron Generation CMOS, International Interconnect Technology Conference, pp. 62-64, (1998).
Svensson, C. et al.,High speed CMOS chip to chip communication circuit, IEEE Int. Symp. Circuits and Systems, Singapore, vol. 4, pp. 2228-2231, (1991).
Uzunoglu, V. et al.,Synchronous and the Coherent Phase-Locked Synchronous Oscillators: New Techniques in Synchronization and Tracking, IEEE Transactions on Circuits and system, vol. 36, No. 7, pp. 997-1003, (1989).
Vaidyanath, A. et al.,Effect of CMOS Driver Loading Conditions on Simultaneous Switching Noise, IEE Transactions on Components, Packaging, and manufacturing Technology, Part B., vol. 17, No. 4, pp. 480-485, (Nov. 1994).
Venkatesan, R. et al.,Optimal repeater insertion for n-tier multilevel interconnect architectures, International Interconnect Technology Conference, pp. 132-134, (2000).
Zhang, H. et al.,Low-Swing On-chip Signaling Techniques: Effectiveness and Robustness, IEEE Trans. VLSI, vol. 8, No. 3, pp. 264-272, (Jun. 2000).

Affiliated with

Also associated with

Rating

Integrated circuit devices having on-chip adaptive bandwidth... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit devices having on-chip adaptive bandwidth..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit devices having on-chip adaptive bandwidth... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3593718