Integrated circuit device with clock skew reduced

Details Integrated circuit device with clock skew reduced Integrated circuit device with clock skew reduced

2006-02-28

2006-02-28

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S565000, C327S156000

Reexamination Certificate

active

07005907

ABSTRACT:
In an integrated circuit device, a clock signal distribution section is arranged in an outer circumferential area of a semiconductor chip to supply a clock signal. Each of interface circuit blocks has at least an internal circuit operating based on the clock signal supplied from the clock signal distribution section.

REFERENCES:
patent: 5172330 (1992-12-01), Watanabe et al.
patent: 5396129 (1995-03-01), Tabira
patent: 5420544 (1995-05-01), Ishibashi
patent: 5686845 (1997-11-01), Erdal et al.
patent: 5696953 (1997-12-01), Wong et al.
patent: 6111448 (2000-08-01), Shibayama
patent: 6201448 (2001-03-01), Tam et al.
patent: 6384659 (2002-05-01), Inohara
patent: 6429715 (2002-08-01), Bapat et al.
patent: 0 258 975 (1988-03-01), None
patent: 61-263241 (1986-11-01), None
patent: 63-107316 (1988-05-01), None
patent: 05-136125 (1993-06-01), None
patent: 5-159080 (1993-06-01), None
patent: 7-58205 (1995-03-01), None
patent: 7-169914 (1995-07-01), None
patent: 11-191610 (1999-07-01), None
patent: 11-204649 (1999-07-01), None
patent: 11-317457 (1999-11-01), None
patent: 2000-35832 (2000-02-01), None
patent: 2000-200114 (2000-07-01), None
patent: 2000-223577 (2000-08-01), None
patent: 2001-142931 (2001-05-01), None
patent: 2001-320022 (2001-11-01), None
patent: 2002-049438 (2002-02-01), None
European Search Report dated Sep. 28, 2004.
Japanese Office Action dated Mar. 1, 2005 with a partial English translation.
Japanese Office Action dated Aug. 16, 2005 (with partal English translation).

Affiliated with

Also associated with

Rating

Integrated circuit device with clock skew reduced does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit device with clock skew reduced, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device with clock skew reduced will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3700225