Patent
1997-02-24
1999-02-16
Coleman, Eric
395551, G06F 1516
Patent
active
058729038
ABSTRACT:
When a CPU (1) writes "10" into a register (RG) provided in a controller (5), an AND gate (10) receives a CPU clock mask signal (CMS1) having the logic of "0" by one of its input terminals and accordingly cuts off the supply of a clock signal CLK to the CPU (1). Then, the CPU (1) is suspended, thereby reducing power consumption of the CPU (1). To return out of this state, a user has only to input an interrupt request to the controller (5) through a terminal (T1). Receiving the request, the controller (5) outputs the CPU clock mask signal (CMS1) having the logic of "1" to one of the input terminals of the AND gate (10) so as to supply the CPU (1) with the clock signal (CLK) again. Upon restarting the supply of the clock signal (CLK), the CPU (1) starts an operation to implement the interrupt request. With this configuration, an integrated circuit device including a control circuit for controlling operations of a processing circuit and a memory circuit with excellent operability can be provided.
REFERENCES:
patent: 5233698 (1993-08-01), Zuk
patent: 5247655 (1993-09-01), Khan et al.
patent: 5295258 (1994-03-01), Jewett
patent: 5297276 (1994-03-01), Millar
patent: 5392437 (1995-02-01), Matter
patent: 5437021 (1995-07-01), David
patent: 5465367 (1995-11-01), Reddy et al.
patent: 5710910 (1998-01-01), Kehl
Iwata Shunichi
Satou Mitsugu
Coleman Eric
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Integrated circuit device with a memory that preserves its conte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device with a memory that preserves its conte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device with a memory that preserves its conte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2069375