Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2003-01-24
2004-04-06
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S760000, C257S774000
Reexamination Certificate
active
06717269
ABSTRACT:
FIELD OF THE INVENTION
This invention relates, in general, to semiconductor processing and, more specifically, to forming a dielectric between metal structures.
BACKGROUND OF THE INVENTION
As integrated circuit (IC) device dimensions shrink, spacing between metal lines is reduced leading to higher parasitic capacitance and consequently, increased signal delay. This has led to the development of low dielectric constant (low-K) materials for use as the dielectric between these metal lines. As used herein, low-K materials refer to materials with dielectric constants less than that of silicon dioxide, which is about 4.0. Low-K materials are often less than 3.5 or even less than 3.0. High-K materials refer to materials with dielectric constants greater than that of silicon dioxide and are commonly greater than 4.2 or even greater than 4.5. With low-k materials being used to decrease the parasitic capacitance, some problems have been encountered. For example, low-K materials suffer from lower mechanical strength than conventional higher-K materials. In addition, many low-K materials do not adequately adhere to other conventional IC materials. Unlike traditional dielectric materials, patterning low-K materials results in deformed etch profiles due to the material's mechanical and thermal instability. One solution is to use a patternable dielectric layer to form metal structures and subsequently remove the dielectric layer and replace the patternable dielectric layer with a low-K dielectric. The replacement low-K dielectrics, however, have been found to result in reduced mechanical strength and poor adhesion. Therefore, a process for replacing the patternable dielectric layer with a low-K dielectric that does not decrease mechanical strength and does not have poor adhesion is needed.
REFERENCES:
patent: 5486493 (1996-01-01), Jeng
patent: 5510645 (1996-04-01), Fitch
patent: 5708303 (1998-01-01), Jeng
patent: 5721621 (1998-02-01), Komaki
patent: 5880018 (1999-03-01), Boeck
patent: 6090696 (2000-07-01), Jang
patent: 6143646 (2000-11-01), Wetzel
patent: 6207556 (2001-03-01), Hsu
patent: 6355563 (2002-03-01), Cha et al.
patent: 2001/0035547 (2001-11-01), Isogai
patent: 2002/0019121 (2002-02-01), Pyo
patent: 0834916 (1998-04-01), None
patent: 0834916 (1998-04-01), None
patent: WO 99/63591 (1999-12-01), None
patent: WO 00/19523 (2000-04-01), None
patent: WO 00/38237 (2000-06-01), None
patent: WO 00/41224 (2000-07-01), None
Benard Gerald G.
Grigg Philip
Shroff Mehul
Cao Phat X.
Clingan, Jr. James L.
Pham Hoai
Vo Kim-Marie
LandOfFree
Integrated circuit device having sidewall spacers along... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device having sidewall spacers along..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device having sidewall spacers along... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3215792