Patent
1990-10-23
1992-06-09
Jackson, Jr., Jerome
357 67, 357 42, H01L 2954, H01L 2350
Patent
active
051211866
ABSTRACT:
A method for forming a contact to a selective region of an integrated circuit characterized by the steps of: forming a layer of refractory metal over and around the selected region; forming a layer of amorphous silicon over the layer of refractory metal; patterning the amorphous silicon in to an elongated strip which extends away from the selected region; annealing the integrated circuit to convert the strip of amorphous silicon into a silicide path; and removing the unreacted refractory metal. The method of the present invention can be used to extend a contact to the source, drain, or gate of a MOSFET from the top of an adjacent section of field oxide, and can also be used as a method for local interconnection of IC devices, such as CMOS devices.
REFERENCES:
patent: 4102733 (1978-07-01), De LaMoneda et al.
patent: 4180596 (1979-12-01), Crowder
patent: 4193395 (1982-03-01), Lund et al.
patent: 4233672 (1980-11-01), Suzuki
patent: 4374700 (1983-02-01), Scott et al.
patent: 4392150 (1983-07-01), Courreges
patent: 4443930 (1984-04-01), Hwang et al.
patent: 4458410 (1984-07-01), Sugaki et al.
patent: 4519126 (1985-05-01), Hsu
patent: 4569122 (1986-02-01), Chan
Shya P. Murarka, David B. Fraser, Ashok K. Sinha, and H. L. Levinstein, "Refractory Silicides of Titanium and Tantalum for Low-Resistivity Gates and Interconnects", IEEE Journal of Solid-State Circuits, vol. Sc. 18, No. 4, Aug. 1980.
R. J. Schutz and L. R. Testardi, "Thin-Film Mo-Si Interaction", Appl. Phys. Lett. 34(11), Jun. 1979.
"Ohmic Contacts for Small, Shallow Structure Devices", IBM Technical Disclosure Bulletin, vol. 22, No. 4, Sep. 1979.
S. P. Muraka, "Refractory Silicides for Integrated Circuits,", S. P. Muraka, J. Vac., Sci. Technol, q7(4), Jul.-Aug. 1980.
Chen Devereaux C.
Chiu Kuang-Yi
Wong Siu-Weng S.
Hewlett--Packard Company
Jackson, Jr. Jerome
LandOfFree
Integrated circuit device having improved junction connections does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit device having improved junction connections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit device having improved junction connections will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1808572