Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-04-26
2011-04-26
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S053000, C716S054000, C716S055000, C716S132000, C716S139000
Reexamination Certificate
active
07934184
ABSTRACT:
An exemplary method for modifying at least part of an integrated circuit layout comprises obtaining an integrated circuit device layout, the integrated circuit device being designed using a library of cells, obtaining a modified library of cells, and replacing at least one cell in the integrated circuit device layout with a corresponding modified cell of the modified library to obtain a modified integrated circuit device layout. The modified library includes modified cells corresponding to cells in the library and candidate areas of each modified cell indicating portions of the cell for further processing. At least some of the modified cells have been modified to at least partially compensate for a manufacturing effect.
REFERENCES:
patent: 5242770 (1993-09-01), Chen et al.
patent: 5447810 (1995-09-01), Chen et al.
patent: 5858580 (1999-01-01), Wang et al.
patent: 5978501 (1999-11-01), Badger et al.
patent: 6194252 (2001-02-01), Yamaguchi
patent: 6289499 (2001-09-01), Rieger et al.
patent: 6335130 (2002-01-01), Chen et al.
patent: 6425117 (2002-07-01), Pasch et al.
patent: 6430737 (2002-08-01), Cobb et al.
patent: 6505327 (2003-01-01), Lin
patent: 6507931 (2003-01-01), Kotani et al.
patent: 6668367 (2003-12-01), Cobb et al.
patent: 6763514 (2004-07-01), Zhang
patent: 6807663 (2004-10-01), Cote et al.
patent: 6813758 (2004-11-01), Aleshin et al.
patent: 6964031 (2005-11-01), Kotani et al.
patent: 7103870 (2006-09-01), Misaka et al.
patent: 7263683 (2007-08-01), Capodieci
patent: 7627837 (2009-12-01), Zhang
patent: 2004/0205688 (2004-10-01), Pierrat
patent: 2005/0193363 (2005-09-01), Gupta et al.
patent: 2007/0124718 (2007-05-01), Kobayashi et al.
patent: 2009/0182448 (2009-07-01), Mansfield et al.
patent: 2010/0153904 (2010-06-01), Zhang
Rieger et al., “Using Behavior Modelling for Proximity Correction,” SPIE 1994.
Estill Hall
Milks, III William C.
Rossoshek Helen
Takumi Technology Corporation
LandOfFree
Integrated circuit design using modified cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit design using modified cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit design using modified cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2696033