Integrated circuit design system, method, and computer...

Details Integrated circuit design system, method, and computer... Integrated circuit design system, method, and computer...

2011-06-21

2011-06-21

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S108000, C716S133000

Reexamination Certificate

active

07966593

ABSTRACT:
An integrated circuit design system, method, and computer program product are provided that takes into account signal stability. In use, at least one condition is identified where an output of a logic element before receipt of a clock signal is the same as the output of the logic element after receipt of the clock signal. To this end, such logic element may be disabled based on the identified condition for power savings or other purposes.

REFERENCES:
patent: 7761827 (2010-07-01), Ramachandran et al.
Alidina et al., “Precomputation-Based Sequential Logic Optimization for Low Power”, IEEE Trans. on VLSI Systems, vol. 2, No. 4, Dec. 1994, pp. 426-436.
Raghavan et al., “Automatic Insertion of Gated Clocks at Register Transfer Level”, 1999 Proc. Twelfth Int'l Conference on VLSI Design, pp. 48-54.
Roy et al., “Resynthesis of Sequential Circuits for Low Power”, 1998 IEEE, pp. 57-61.
Farrahi et al., “Memory Segmentation to Exploit Sleep Mode Operation”, 1995 32ndACM/IEEE Design Automation Conference, 6 pages.
Tellez et al., “Activity-Driven Clock Design for Low Power Circuits,” 1995 IEEE, pp. 62-65.
Benini et al., “Saving Power by Synthesizing Gated Clocks for Sequential Circuits”, IEEE Design & Test of Computers, Winter 1994, pp. 32-41.
Benini et al., “Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines”, IEEE Trans. on CAD of ICs and Systems, col. 15, No. 6, Jun. 1996, pp. 630-643.
Babighian et al., “A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation,” IEEE Trans. on CAD of ICs & Systems, vol. 24, No. 1, Jan. 2005, pp. 29-42.
Benini et al., “Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers,” ACM Trans. on Design Automation of Electronic Systems, vol. 4, No. 4, Oct. 1999, pp. 351-375.
Wu et al., “Clock-Gating and Its Application to Low Power Design of Sequential Circuits,” IEEE Trans. on Circuits and Systems—I: Fundamental Theory and Applications, vol. 47, No. 103, Mar. 2000, pp. 415-420.
U.S. Appl. No. 11/832,425, filed Aug. 1, 2007.

Affiliated with

Also associated with

Rating

Integrated circuit design system, method, and computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit design system, method, and computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit design system, method, and computer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2706015