Integrated circuit design method applied to a plurality of...

Details Integrated circuit design method applied to a plurality of... Integrated circuit design method applied to a plurality of...

2009-03-23

2011-10-25

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Physical design processing

C716S120000, C716S123000, C716S127000, C716S129000, C716S130000

Reexamination Certificate

active

08046728

ABSTRACT:
A first library cell and a second library cell each includes a plurality of metal layers, and a metal track direction of the odd metal layers of the first library cell is perpendicular to that of the odd metal layers of the second library cell. An integrated circuit design method applied to these library cells includes the steps of rotating the second library cell to cause the metal track direction of the odd metal layers of the second library cell to be parallel to that of the odd metal layers of the first library cell, and placing the first library cell and the second library cell in an identical integrated circuit design.

REFERENCES:
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 6308307 (2001-10-01), Cano et al.
patent: 6446245 (2002-09-01), Xing et al.
patent: 6499135 (2002-12-01), Li et al.
patent: 6539530 (2003-03-01), Torii
patent: 6581201 (2003-06-01), Cano et al.
patent: 6725443 (2004-04-01), Pang et al.
patent: 7093222 (2006-08-01), Fujimoto
patent: 7249336 (2007-07-01), Nagata et al.
patent: 7263677 (2007-08-01), Teig et al.
patent: 7269803 (2007-09-01), Khakzadi et al.
patent: 7565638 (2009-07-01), Hoerold
patent: 7603634 (2009-10-01), Sluss et al.
patent: 7689963 (2010-03-01), Masleid et al.
patent: 2002/0013931 (2002-01-01), Cano et al.
patent: 2002/0073388 (2002-06-01), Orshansky et al.
patent: 2004/0163067 (2004-08-01), Migliore et al.
patent: 2005/0138595 (2005-06-01), Khakzadi et al.
patent: 2007/0157144 (2007-07-01), Mai et al.
patent: 2007/0180419 (2007-08-01), Sherlekar et al.
patent: 2008/0120586 (2008-05-01), Hoerold
patent: 2009/0187871 (2009-07-01), Cork
patent: 2010/0117162 (2010-05-01), Rohrer et al.

Affiliated with

Also associated with

Rating

Integrated circuit design method applied to a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit design method applied to a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit design method applied to a plurality of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4293266