Boots – shoes – and leggings
Patent
1995-04-07
1997-07-01
Teska, Kevin J.
Boots, shoes, and leggings
395308, 395310, 395311, 395280, 395800, 364240, 364260, 364DIG1, G06F 1314
Patent
active
056447566
ABSTRACT:
An integrated circuit data processor (30) includes a central processing; unit (31) with separate internal instruction (32) and load/store (33) buses. The data processor (30) includes a nonvolatile memory (34) connected to the instruction bus (32). In a first mode of operation, a system integration unit (36) allows cross-bus accesses from the load/store bus (33) to the nonvolatile memory (34) on the instruction bus (32). These cross-bus accesses allow the central processing unit (31) to access system parameters from the same nonvolatile memory (34) which stores the program. In a second mode of operation, a control bit in the system integration unit (36) routes accesses from the load/store bus (33) to the nonvolatile memory (34) off-chip. The central processing unit (31) continues to access instructions from the nonvolatile memory (34) in the second mode. In this way, system parameters normally stored in the nonvolatile memory (34) may be accurately calibrated.
REFERENCES:
patent: Re30671 (1981-07-01), Poland
patent: 4079456 (1978-03-01), Lunsford et al.
patent: 4131944 (1978-12-01), Mager et al.
patent: 4434462 (1984-02-01), Guttag et al.
patent: 4441154 (1984-04-01), McDonough et al.
patent: 4521852 (1985-06-01), Guttag
patent: 4523271 (1985-06-01), Levien
patent: 4590552 (1986-05-01), Guttag et al.
patent: 4715013 (1987-12-01), MacGregor et al.
patent: 4802119 (1989-01-01), Heene et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4975870 (1990-12-01), Knicely et al.
patent: 5014191 (1991-05-01), Padgaonkar et al.
patent: 5056009 (1991-10-01), Mizuta
patent: 5067077 (1991-11-01), Wakimoto et al.
patent: 5107417 (1992-04-01), Yokoyama
patent: 5222226 (1993-06-01), Yamaguchi et al.
patent: 5247621 (1993-09-01), Gulick
patent: 5251304 (1993-10-01), Sibigtroth et al.
patent: 5307464 (1994-04-01), Akao et al.
patent: 5428770 (1995-06-01), Garner
Motorola Inc.
Phan Thai
Polansky Paul J.
Teska Kevin J.
LandOfFree
Integrated circuit data processor with selectable routing of dat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit data processor with selectable routing of dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit data processor with selectable routing of dat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-606216