Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2002-03-22
2003-10-28
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S295000, C327S296000
Reexamination Certificate
active
06639442
ABSTRACT:
The invention relates to an integrated circuit having at least two clock systems in which the appropriate clock signal, starting from a clock input, can be forwarded through clock trees to individual switching elements or switching blocks, and having at least one controlled switch which, for selected operating states, can be used to apply a single common clock signal to all clock trees, where at least a first clock tree has a PLL unit connected upstream of it, and an output of this clock tree is connected to an input of the PLL unit in order to form a phase locked loop.
Integrated circuits for digital applications contain “clock trees”. These are a tree-like structure for forwarding an input clock signal to the individual switching elements, normally flipflops, in the circuit.
The form of the clock trees depends on the number of flipflops in the subsystem, e.g. an.ASIC, and on the topology used. Depending on the number of stages it has and on its design, a clock tree in an ASIC can have, by way of example, 2000, 20 000, 40 000, etc. flipflops.
FIG. 1
shows the structure of an ASIC based on the prior art having two clock inputs TE
1
, TE
2
for two clock trees CT
1
, CT
2
. The first clock signal CK
1
is supplied from the clock input TE
1
to the first clock tree CT
1
via an input buffer EB
1
, a delay element DL
1
and a PLL unit PL
1
. The clock signal is supplied to the appropriate register stages or flipflops possibly via further buffers in individual stages. For the clock tree CT
1
, a flipflop FF
1
x is shown at the end thereof by way of representation, and for the clock tree CT
2
a flipflop FF
2
x is shown. A second clock signal CK
2
is supplied from the clock input TE
2
to the second clock tree CT
2
via an input buffer EB
2
and a controlled switch MU
2
, with the first clock signal CK
1
also being routed to another input of the switch MU
2
.
For particular applications, in particular the “Built In Self Test” (=BIST), more than one clock system in an ASIC involves the clock systems being converted to a single clock system. However, this gives rise to the problem that the delay times from a clock input for the ASIC to the flipflop clock inputs for the subsidiary clock systems are different, since the clock trees have differences per se. The prior art solves this problem by using delay elements, reference being made in this case to the element DL
1
in FIG.
1
. Such delay elements adjust the path for the fastest clock tree—in
FIG. 1
the clock tree CT
1
—to the slowest path. A drawback of this solution is that the internal delay elements are firstly subject to a tolerance and to process variation and secondly need to be able to be turned off for a bypass when the short delay time of the clock tree in question is required in normal operation of the circuit.
It is an object of the invention to provide an integrated circuit in which, for particular operating states, a common clock signal can be applied to all clock trees such that the aforementioned problems with delay times etc. do not arise.
This object is achieved with an integrated circuit of the type mentioned in the introduction, in which, on the basis of the invention, each clock tree has an associated controlled switch, and the switches are actuated in the selected operating states such that the common clock signal is supplied only to a last clock tree, and an output of this clock tree is connected to the other input of the PLL unit for the at least first clock tree.
Since, for normal operation of an ASIC, a PLL unit is in many cases provided for delay time compensation for a clock tree, this unit is often present anyway, and one or more controlled switches (multiplexers) is/are required only for the first clock tree or for further clock trees. This provides an easy way of dynamically adjusting the delay time, and the process variation can be eliminated.
In one advantageous variant of the invention, a delay module whose delay corresponds to that of a controlled switch is connected between the output of the at least first clock tree and one input of the PLL unit. This allows the delay which has occurred in the controlled switches to be compensated for, if required, for the phase locked loop. The corresponding implementation is of particularly simple form if the delay module is an unactuated switch corresponding to the switchable switches.
REFERENCES:
patent: 4847516 (1989-07-01), Fujita et al.
patent: 5329188 (1994-07-01), Sikkink et al.
patent: 5517147 (1996-05-01), Burroughs et al.
patent: 5578945 (1996-11-01), Flora
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5870445 (1999-02-01), Farwell
patent: 5944834 (1999-08-01), Hathaway
patent: 6100734 (2000-08-01), Flora
patent: 0 962 851 (1999-12-01), None
David C. Keezer “Clock Distribution Strategies for WSI: A Critical Survey” 1991 International Conference on Wafer Scale Integration, pp. 277-283, 1991.
Ghameshlu Majid
Krause Karlheinz
Lam Tuan T.
Morrison & Foerster / LLP
LandOfFree
Integrated circuit comprising at least two clock systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit comprising at least two clock systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit comprising at least two clock systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3159602