Integrated circuit clocking technique and circuit therefor

Details Integrated circuit clocking technique and circuit therefor Integrated circuit clocking technique and circuit therefor

1996-03-13

1997-09-16

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

327295, 327202, 327321, H03K 513, H03K 3289

Patent

active

056684924

ABSTRACT:
A globally distributed system clock is received and selectively gated by local clock generators responsive to global control signals. The local clock generators, which are located proximately to sequential circuits having serial scan paths, produce scan and functional clock signals adapted to the sequential circuits, which may have a variety of required timing diagrams.

REFERENCES:
patent: 4482819 (1984-11-01), Oza et al.
patent: 4645947 (1987-02-01), Park
patent: 4912340 (1990-03-01), Wilcox et al.
patent: 4961013 (1990-10-01), Obermeyer, Jr. et al.
patent: 4970405 (1990-11-01), Hagiwara
patent: 5079440 (1992-01-01), Roberts et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5124571 (1992-06-01), Gillingham et al.
patent: 5130568 (1992-07-01), Miller et al.
patent: 5162667 (1992-11-01), Yasui et al.
patent: 5172011 (1992-12-01), Leuthold et al.
patent: 5173618 (1992-12-01), Eisenstadt
patent: 5175447 (1992-12-01), Kawasaki et al.
patent: 5220217 (1993-06-01), Scarra et al.
patent: 5274678 (1993-12-01), Ferolita et al.
patent: 5280616 (1994-01-01), Butler et al.
patent: 5341048 (1994-08-01), Randhawa et al.
patent: 5444402 (1995-08-01), McMahon et al.
IBM Technical Disclosure Bulletin, "Single Clock Distribution with Built-In Test Capability", pp. 615-616, vol. 37, No. 07, Jul. 1994.
Marc E. Levitt, et al., "Testability, Debuggability, and Manufacturability Features of the UltraSPARC .TM.-I Microprocessor", International Test Conference Oct. 1995, IEEE Computer Society; pp. 157-166.
M. R. Mercer, et al., "A Novel Clocking Technique for VLSI Circuit Testability" No date.
IEEE Jrl of Solid-State Circuits., vol. Sc-19, #2, pp. 207-212, Apr. 1984.
E. J. McCluskey, "A Survey of Design for Testability Scan Techniques" VLSI Design, pp. 38-60, Dec. 1984.
"On-Chip LSSD System Clock Generation" IBM Technical Disclosure Bulletin, vol. 30, #11, pp. 305-307, Apr. 1988.

Affiliated with

Also associated with

Rating

Integrated circuit clocking technique and circuit therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit clocking technique and circuit therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit clocking technique and circuit therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221210