Integrated circuit chip wiring structure with crossover capabili

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257776, 257923, 438660, 438637, H01L 2348

Patent

active

058181105

ABSTRACT:
An integrated circuit chip wiring structure having crossover and contact capability without an interlock via layer and a method of making the wiring structure all disclosed. The method utilizes a multi-damascene approach, using the standard damascene processing steps to wire the first, then metallization layer, then providing the second, thick metallization layer with first regions for metal wire. A conformal coating is deposited, filling the second regions but not the first regions. When an etch is performed, the layers underlying the second regions are exposed but not those underlying the second regions. Therefore, it is possible to selectively expose the metal lines in the first layer so that electrical connection is made with the metal wire of the second layer in the exposed areas. Electrical isolation is maintained in the narrower, second regions of metal wire.

REFERENCES:
patent: 1035592 (1912-02-01), Clark
patent: 3366519 (1968-01-01), Pritchard
patent: 4600624 (1986-07-01), Joseph et al.
patent: 4746621 (1988-05-01), Thomas et al.
patent: 4776087 (1988-10-01), Cronin et al.
patent: 4789648 (1988-12-01), Chow et al.
patent: 4962058 (1990-10-01), Cronin et al.
patent: 4985990 (1991-01-01), Cronin et al.
patent: 4987101 (1991-01-01), Kaanta et al.
patent: 4997746 (1991-03-01), Greco et al.
patent: 5110712 (1992-05-01), Kessler et al.
patent: 5136124 (1992-08-01), Cronin et al.
patent: 5144411 (1992-09-01), Kaanta et al.
patent: 5158910 (1992-10-01), Cooper et al.
patent: 5169802 (1992-12-01), Yeh
patent: 5198298 (1993-03-01), Haskell et al.
patent: 5229257 (1993-07-01), Cronin et al.
patent: 5244837 (1993-09-01), Dennison
patent: 5371047 (1994-12-01), Greco et al.
S. Wolf et al. "Silicon Processing for the VLSI Era: vol. 1" Lattice Press (Calif). pp. 549-552, 1986.
H.H. Berger, Conductor Crossings in Monolithic Circuits, Feb., 1971, vol. 13, No. 9.
W.J. Cote, J.E. Cronin, R.E. Scheuerlein, Customized Metallization for Low Capacitance or Low Resistance, Nov., 1985, vol. 28, No. 6.
J.E. Cronin, C.W. Kaanta, Variable Depth Contact Hole Preparation Utilizing a Nucleation Layer and Selective Chemical Vapor Deposition for Stud Formation, Jun., 1986, vol. 29, No. 1.
J.E. Cronin and R.A. Horr, Optical Thickness Monitor for Continuous Vapor Deposited Film, Aug., 1986, vol. 29, No. 3.
J.E. Cronin, Chemical Vapor Deposition of Tungsten to Fill Oversize Vias, J.E. Cronin, Dec., 1986, vol. 29, No. 7.
J.E. Cronin and C.W. Kaanta, Modification of Interlevel Via Design to Lower Line Resistivity, Mar., 1987, vol. 29, No. 10.
J.E. Cronin and C.W. Kaanta, Method for Obtaining Low Resistance and Low Capacitance Metalization Using Single Metal Deposition, May, 1988, vol. 30, No. 12.
J.E. Cronin, S.P. Hollard and C.W. Kaanta, Optimum Metal Line Structures for Memory Array and Support Circuits, May, 1988, vol. 30, No. 12.
D.B. Eardley and P.T. Liu, using Contact Studs Alone for Short Interconnections in Memory Cells, May, 1988, vol. 30, No. 12.
W.J. Cote, J.E. Cronin, K.L. Holland and C.W. Kaanta, Reliable and Extendable Wiring Process for Logic, Oct., 1988, vol. 31., No. 5.
J.E. Cronin and P.A. Farrar, Elimination of CMOS Electromigration-Induced Extrusions, Nov., 1988, vol. 31, No. 6.
J.E. Cronin, K.L. Holland and C.W. Kaanta, Materials, Masking and Etching Technique for Fabricating Semiconductor Stud-Up Interconnections, Aug., 1989, vol. 32, No. 3A.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit chip wiring structure with crossover capabili does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit chip wiring structure with crossover capabili, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit chip wiring structure with crossover capabili will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-81445

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.