Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With provision for cooling the housing or its contents
Reexamination Certificate
1998-10-21
2001-12-11
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With provision for cooling the housing or its contents
C257S713000, C257S738000, C257S737000, C257S700000, C257S758000, C257S782000, C257S723000, C257S730000, C257S778000, C257S777000, C257S783000, C257S703000, C257S678000
Reexamination Certificate
active
06329713
ABSTRACT:
TECHNICAL FIELD
The present invention is concerned with an integrated circuit chip carrier assembly. More particularly, the present invention is concerned with adhering a laminate chip carrier to a stiffener. Moreover, the present invention is concerned with a method for fabricating the integrated circuit chip carrier assembly.
BACKGROUND OF THE INVENTION
Packaging techniques for integrated circuits have developed with an emphasis on miniaturization. Improved methods enable integrating millions of transistor circuit elements into single integrated semiconductor embodied circuits or chips, and has resulted in increased emphasis on methods to package these circuits in space efficient, yet reliable and mass producible packages. Forming an electronic system requires combining a plurality of integrated circuits and electrically connecting integrated circuits together. Once connected, other devices such as keyboards, video monitors and printers may be connected to and utilized with the electronic system.
In order to establish this interconnection, conductive paths must be made available to connect the internal circuitry of the integrated circuit chip to external system electrical circuits. For example, the integrated circuit package contains conductors referred to as “bond fingers” that are interconnected to bond pads of an integrated circuit wafer by, for example, wire bonding or other known techniques. The bond fingers in turn are connected to integrated circuit package pins that are used to connect to printed circuit boards or cards. Ball grid arrays are used for achieving a high density of external chip connections to be made as compared to other package integrated circuits having leads extending from the package.
In certain structures, a stiffener is joined to a printed circuit board or laminate circuit element having a cavity in it for receiving an integrated circuit chip. This type of structure can be referred to as a cavity down chip carrier package. The stiffener can be continuous or can have holes or cutouts therein.
In a typical arrangement a metal stiffener such as copper with plated gold on its back side and copper on its other side is joined to the printed circuit board. Typically, an adhesive such as an epoxy adhesive is coated onto the side of the stiffener containing the copper and then partially cured to its B-stage. A chemical process is typically used such as sodium hypochlorite to oxidize the copper prior to adhesive application to promote adhesion.
In addition, the backside of the printed circuit board that is to be joined to the stiffener contains ground planes as well as gold plated circuitry, with the ground planes and circuitry being protected by a solder mask such as Vacrel®. The solder mask is typically vapor blasted for roughening to enhance its adhesive characteristics and then a layer of epoxy is applied to it and then cured to its B-stage. The epoxy provides the adhesion for joining the stiffener to the printed circuit board.
However, this particular technique suffers from two serious problems. In particular, the epoxy, after lamination, has voided areas which tends to induce delamination. Furthermore, the Vacrel® reacts with the copper during thermal cycling thereby causing copper oxide to degrade which also results in problems of delamination. A bare cavity requires that no epoxy be in the cavity. The screening process leaves epoxy in the cavity or the epoxy can bleed into the cavity during cure. In addition, the process is not relatively easy to control and depends upon the relative skill of the process operator for achieving success. Also, such technique requires additional interfacing materials.
SUMMARY OF INVENTION
The present invention overcomes various problems of the prior art including eliminating the need for the chemical treatment such as the sodium hypochlorite on the stiffener and power planes on the printed circuit board. Furthermore, the present invention eliminates the need for a solder mask on the ground planes and circuitry of the printed circuit board that is to be joined to the stiffener.
More particularly, the present invention is concerned with an integrated circuit chip carrier structure that comprises a substrate having electrically conductive regions on at least one major surface thereof. A stiffener is attached to the substrate by a bonding film. The bonding film comprises a dielectric substrate having a thermoset adhesive on both of its major surfaces.
In addition, the present invention is concerned with a method for fabricating an integrated circuit chip carrier assembly which comprises providing a substrate having electrically conductive regions on at least one major surface thereof. A stiffener is attached to the substrate by providing a bonding film located between the substrate and the stiffener. The bonding film comprises a dielectric substrate having a B-stage thermoset adhesive on both of its major surfaces. The adhesive is tack free at normal room temperatures. The structure of the substrate, bonding film and stiffener is laminated and heated to elevated temperatures for achieving the bond between the substrate and stiffener.
Furthermore, the present invention relates to the product obtained by the above disclosed process.
Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the description is to be regarded as illustrative in nature and not as restrictive.
REFERENCES:
patent: 5208188 (1993-05-01), Newman
patent: 5237204 (1993-08-01), Val
patent: 5239448 (1993-08-01), Perkins et al.
patent: 5355283 (1994-10-01), Marrs et al.
patent: 5406124 (1995-04-01), Morita et al.
patent: 5438478 (1995-08-01), Kondo et al.
patent: 5444296 (1995-08-01), Kaul et al.
patent: 5471027 (1995-11-01), Call et al.
patent: 5563773 (1996-10-01), Katsumata
patent: 5567983 (1996-10-01), Hirano et al.
patent: 5608261 (1997-03-01), Bhattacharyya et al.
patent: 5608262 (1997-03-01), Degani et al.
patent: 5615089 (1997-03-01), Yoneda et al.
patent: 5622588 (1997-04-01), Weber
patent: 5688408 (1997-11-01), Tsuru et al.
patent: 5723907 (1998-03-01), Akram
patent: 5728248 (1998-03-01), Weber
patent: 5729896 (1998-03-01), Dalal et al.
patent: 5766740 (1998-06-01), Olson
patent: 5776512 (1998-07-01), Weber
patent: 5792677 (1998-08-01), Reddy et al.
patent: 5796164 (1998-08-01), McGraw et al.
patent: 5798014 (1998-08-01), Weber
patent: 5798567 (1998-08-01), Kelly et al.
patent: 5798909 (1998-08-01), Bhatt et al.
patent: 5811879 (1998-09-01), Akram
patent: 5821628 (1998-10-01), Hotta
patent: 5835355 (1998-11-01), Dordi
patent: 5838061 (1998-11-01), Kim
patent: 5838545 (1998-11-01), Clocher et al.
patent: 5841194 (1998-11-01), Tsukamoto
patent: 5843808 (1998-12-01), Karnezos
patent: 5859473 (1999-01-01), Ikata et al.
patent: 5864173 (1999-01-01), Fogelson
patent: 5869894 (1999-02-01), Degani et al.
patent: 5869896 (1999-02-01), Baker et al.
patent: 5870823 (1999-02-01), Bezama et al.
patent: 5883426 (1999-03-01), Tokuno et al.
patent: 5895967 (1999-04-01), Stearns et al.
patent: 5973389 (1999-10-01), Culnane et al.
patent: 8-73614 (1996-03-01), None
patent: 10-022325 A (1998-01-01), None
patent: 10-189638 (1998-07-01), None
patent: 10-256413 A (1998-09-01), None
“High Performance Carrier Technology: Materials And Fabrication”, by Light et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“High Performance Carrier Technology”, by Heck et al, 1993 International Electronics Packaging Conference, San Diego, California, vol. One.
“Process Considerations in the Fabrication of Teflon Printed Circuit Boards”, by Light et al, 1994 Proc
Farquhar Donald Seton
Jimarez Lisa Jeanine
Klodowski Michael Joseph
Zimmerman Jeffrey Alan
Connolly Bove Lodge & Hutz
Fraley Lawrence R.
International Business Machines - Corporation
Williams Alexander O.
LandOfFree
Integrated circuit chip carrier assembly comprising a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit chip carrier assembly comprising a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit chip carrier assembly comprising a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2560587