Electricity: electrical systems and devices – Safety and protection of systems and devices – With specific current responsive fault sensor
Patent
1984-02-17
1987-06-02
James, Andrew J.
Electricity: electrical systems and devices
Safety and protection of systems and devices
With specific current responsive fault sensor
357 55, 357 56, 357 68, 357 74, 357 75, 361403, 1566591, H01L 2904
Patent
active
046707700
ABSTRACT:
In the interest of enhanced yield in the manufacture of "wafer-scale" integrated circuits an assembly of integrated circuit chips is made by placing chips on a substrate. Chips have beveled edges as produced by crystallographically anisotropic chemical etching, and the substrate has wells, grooves, or openings having sloping walls. Chips are positioned on the substrate by bringing sloping walls and beveled edges in juxtaposition, and circuitry on chips is connected to circuitry on the substrate.
REFERENCES:
patent: 3543106 (1970-11-01), Kern
patent: 4040078 (1977-08-01), Eckton, Jr. et al.
patent: 4141765 (1979-02-01), Druminski et al.
patent: 4336551 (1982-05-01), Fujita et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4435498 (1984-03-01), Baillie
patent: 4467400 (1986-08-01), Stopper
patent: 4500905 (1985-02-01), Shibata
patent: 4535219 (1985-08-01), Sliwa, Jr.
Bodendurf et al., "Active Silicon Chip Carrier," IBM Technical Disclosure Bulletin, vol. 15, No. 2, Jul. 1972, pp. 656-657.
"Advanced Printed Circuit Board Design for High-Performance Computer Applications", IBM Journal of Research and Development, vol. 26, R. F. Bonner et al., May 1982, pp. 297-305.
"The Thin-Film Module as a High-Performance Semiconductor Package", IBM Journal of Research and Development, vol. 26, C. W. Ho et al., May 1982, pp. 286-296.
"Wafer-Chip Assembly for Large-Scale Integration", IEEE Transaction on Electron Devices, vol. ED-15, P. Kraynak et al., pp. 660-663, Sep. 1968.
Leone et al., "Fabricating Shaped Grid and Aperture Holes," IBM Technical Disclosure Bulletin, vol. 14, No. 2, Jul. 1971, pp. 417-418.
Bonner et al., "Advanced Printer Circuit Board Design For High-Performance Computer Applications," IBM Jour. of Research and Develop., vol. 26, May 82, 297-305.
Kraynak et al., "Wafer-Chip Assembly For Large-Scale Integration," IEEE Transaction on Electron Devices, vol. ED-15, Sep. 1968, pp. 660-663.
American Telephone and Telegraph Company
AT&T Bell Laboratories
Businger Peter A.
James Andrew J.
Mintel William A.
LandOfFree
Integrated circuit chip-and-substrate assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit chip-and-substrate assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit chip-and-substrate assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-616984