Integrated circuit burn-in methods and apparatus

Details Integrated circuit burn-in methods and apparatus Integrated circuit burn-in methods and apparatus

2005-06-28

2008-11-11

Hollington, Jermele M (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

Reexamination Certificate

active

07449904

ABSTRACT:
Improved methods for performing burn-in of electronic components, such as integrated circuits (ICs) with on-board thermal sense circuits, are used to obtain a higher bin split. According to an embodiment, a thermal set-point is loaded into each IC. While the ICs are maintained at a constant elevated temperature, the burn-in system checks each IC to determine whether the set-point has been exceeded. If so, it characterizes the IC by that set-point; if not, it decrements the set-point and checks again. The method continues until all ICs have been characterized to a specific set-point. As a result of the method, a junction temperature is obtained for each IC. In addition, a real-time estimate of the burn-in time for each IC is obtained, so that burn-in time can be adjusted to maximize burn-in throughput. Apparatus for implementing improved IC burn-in is also described.

REFERENCES:
patent: 5030905 (1991-07-01), Figal
patent: 5126656 (1992-06-01), Jones
patent: 5327075 (1994-07-01), Hashinaga et al.
patent: 5391502 (1995-02-01), Wei
patent: 5422832 (1995-06-01), Moyal
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5557559 (1996-09-01), Rhodes
patent: 5563760 (1996-10-01), Lowis et al.
patent: 5798653 (1998-08-01), Leung, Jr.
patent: 5822218 (1998-10-01), Moosa et al.
patent: 5927854 (1999-07-01), Kroll
patent: 6034907 (2000-03-01), Haraguchi
patent: 6058497 (2000-05-01), Tuttle
patent: 6060895 (2000-05-01), Soh et al.
patent: 6119255 (2000-09-01), Akram
patent: 6140860 (2000-10-01), Sandhu et al.
patent: 6157201 (2000-12-01), Leung, Jr.
patent: 6215324 (2001-04-01), Yoshida
patent: 6218889 (2001-04-01), Fujiki et al.
patent: 6349396 (2002-02-01), Akram
patent: 6437593 (2002-08-01), Ito et al.
patent: 6640323 (2003-10-01), Akram
patent: 6717530 (2004-04-01), Schmidt et al.
patent: 6791315 (2004-09-01), Skerritt et al.
patent: 6924636 (2005-08-01), Siade et al.
patent: 6980016 (2005-12-01), Pullen et al.
patent: 7042240 (2006-05-01), Lopez et al.
patent: 7091737 (2006-08-01), Norris
patent: 7167806 (2007-01-01), Hamann et al.
patent: 7187189 (2007-03-01), Lopez et al.
patent: 7199597 (2007-04-01), Tustaniwskyj et al.
patent: 2002/0173926 (2002-11-01), McCord
patent: 2003/0038648 (2003-02-01), Gold et al.
patent: 2005/0099174 (2005-05-01), Siade et al.
patent: 2006/0064265 (2006-03-01), Kiryu
patent: 2007/0030020 (2007-02-01), Kinsley
patent: 2007/0075721 (2007-04-01), Lopez et al.
patent: 1231482 (1999-10-01), None
patent: 5-36793 (1993-02-01), None
patent: 5-196700 (1993-08-01), None
patent: 08-213438 (1996-08-01), None
patent: 2000-97990 (2000-04-01), None
patent: 2000-206201 (2000-07-01), None
Suyko, A. , et al., “Development of a Burn-In Time Reduction Algorithm Using the Principles of Acceleration Factors”,Proceedings of the Annual IEEE Reliability Physics Symposium, Las Vegas, NV,(Apr. 9, 1991),264-270.
“First Office Action for corresponding Chinese Patent Application No. 02817208.6”, (Jan. 5, 2007), 8 pgs.
“Chinese Patent Application No. 2817208.6, Response to Office Action mailed May 16, 2007”, 19 pgs.
“Malaysian Patent Application No. PI 20022479, Response filed Sep. 14, 2006 to Substantive Examination Adverse Report mailed Jun. 15, 2006”, 18 pgs.
“Malaysian Patent Application No. PI 20022479, Substantive Examination Adverse Report mailed Jun. 15, 2006”, 4 pgs.
“PCT Application No. PCT/US02/20760, International Preliminary Examination Report mailed Aug. 4, 2005”, 4 pgs.
“PCT Application No. PCT/US02/20760, International Search Report mailed Oct. 30, 2002”, 5 pgs.
“Prosecution File History for U.S. Appl. No. 09/897,252”, (issued as US 6,980,016),56 pgs.

Affiliated with

Also associated with

Rating

Integrated circuit burn-in methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit burn-in methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit burn-in methods and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4023733