Integrated circuit and method for transaction retraction

Details Integrated circuit and method for transaction retraction Integrated circuit and method for transaction retraction

2011-03-29

2011-03-29

Kindred, Alford W (Department: 2181)

Electrical computers and digital processing systems: processing

Processing architecture

Distributed processing system

C709S237000

Reexamination Certificate

active

07917728

ABSTRACT:
An integrated circuit having a plurality of processing modules (I, T) is provided. At least one first processing module (I) issues at least one transaction towards at least one second processing module (T). Said integrated circuit further comprises at least one first transaction retraction unit (TRU1) for indicating an allowance to said at least one first of said processing modules (I) to retract said at least one transaction according to the sate of said second processing module (T).

REFERENCES:
patent: 8171528 (1996-07-01), None
patent: 1129647 (1999-10-01), None

Affiliated with

Also associated with

Rating

Integrated circuit and method for transaction retraction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit and method for transaction retraction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and method for transaction retraction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2698727