Integrated circuit and manufacture

Details Integrated circuit and manufacture Integrated circuit and manufacture

1994-02-07

1995-05-16

Thomas, Tom

Fishing, trapping, and vermin destroying

437 27, 437 35, 437 36, 437 44, 437 80, 437913, H01L 21265

Patent

active

054160332

ABSTRACT:
A method of semiconductor integrated circuit fabrication including a technique for forming punch-through control implants is disclosed. After gate formation, a dielectric is formed which covers the gate and exposed portions of a semiconductor substrate. The dielectric is formed by a process which makes that portion of the dielectric adjacent the gate sidewalls more vulnerable to wet etching than those portions of the dielectric which are adjacent the top of the gate and the exposed substrate. The dielectric is then subsequently etched to form channels adjacent the gate which exposed the substrate and served to collimate an ion implantation beam. The remaining portions of the dielectric may then be stripped away and conventional procedures employed to form source and drain. Illustratively, the dielectric is formed from TEOS to which NF.sub.3 is added during the deposition process. The addition of NF.sub.3 makes that portion of the dielectric which forms adjacent the gate sidewalls particularly vulnerable to hydrofluoric acid etching while those portions of the dielectric covering the substrate and covering the gate are not so vulnerable.

REFERENCES:
patent: 4198250 (1980-04-01), Jecmen
patent: 4330931 (1982-05-01), Liu
patent: 4640000 (1987-03-01), Sato
patent: 5013691 (1991-05-01), Lory et al.
Ghandhi "VLSI Fabrication Principles"; pp. 321-325; 1983.
Silicon Processing for the VLSI ERA; Wolf et al; vol 1; 1986; pp. 183-184; 532-533.
Silicon Processing for the VLSI ERA; Wolf vol 2; 1986, pp. 196-199.
"Deep-Submicrometer Large-Angle-Tilt Implanted Drain (LATID) Technology," T. Hori et al., IEEE Transactions on Electron Devices, vol. 39, No. 20, Oct. 1992, pp. 2312-2324.
"A new ultrafine groove fabrication method utilizing electron cyclotron resonance plasma deposition and reactive ion etching," S. Ohki et al., J. Vac. Sci. Technol. B6(2), Mar./Apr. 1988, pp. 533-536.
"Halo Doping Effects in Submicron DI-LDD Device Design," C. F. Codella et al., IEEE 1985, IEDM 85, pp. 230-233.

Affiliated with

Also associated with

Rating

Integrated circuit and manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit and manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and manufacture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-637409