Integrated circuit

Details Integrated circuit Integrated circuit

2011-08-23

2011-08-23

Ngo, Ricky (Department: 2464)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S535000

Reexamination Certificate

active

08005119

ABSTRACT:
An integrated circuit multiplexes transmission data faster than by a system clock, and transfers a timing pulse Txclk for that multiplexing and a multiplexed signal Txdata from a transmitter chip100to a receiver chip150through communications by inductive coupling, respectively. Because of a transfer by inductive coupling being broadband, close-proximity wireless communications, the receiver chip150can faithfully obtain timing information on the timing pulse Txclk including jitter generated by a simple oscillator, and can thus accurately restore original data even by a high-speed transmission. This allows, in an integrated circuit that carries out communications by inductive coupling between chips to be stacked and mounted, carrying out communications between semiconductor chips with a small required area and faster than by a system clock.

REFERENCES:
patent: 4245650 (1981-01-01), Welker et al.
patent: 5559441 (1996-09-01), Desroches
patent: 5701037 (1997-12-01), Weber et al.
patent: 2002/0016917 (2002-02-01), Kitamura
patent: 2006/0176624 (2006-08-01), Kuroda et al.
patent: 2006/0176676 (2006-08-01), Kuroda et al.
patent: 2007/0274198 (2007-11-01), Kuroda et al.
patent: 2007/0289772 (2007-12-01), Kuroda et al.
patent: 2008/0258744 (2008-10-01), Kuroda et al.
patent: 2009/0057039 (2009-03-01), Kuroda et al.
patent: 2005-348264 (2005-12-01), None
patent: 2006-50354 (2006-02-01), None
patent: 2006-105630 (2006-04-01), None
Noriyuki et al IEEE, 2004.
S. Kimura et al., “An On-Chip High Speed Serial Communication Method Based on Independent Ring Oscillators,” In Proc. of International Solid-State Circuits Conference (ISSCC2003), pp. 390-391, Feb. 2003.
D. Mizoguchi et al., “A 1.2Gb/s/pin Wireless Superconnect based on Inductive Inter-chip Signaling (IIS),” IEEE International Solid-State Circuits Conference (ISSCC'04), Dig. Tech. Papers, pp. 142-143, 517, Feb. 2004.
N. Miura et al., “Analysis and Design of Transceiver Circuit and Inductor Layout for Inductive Inter-chip Wireless Superconnect,” Symposium on VLSI Circuits; Dig. Tech. Papers, pp. 246-249, Jun. 2004.
N. Miura et al., “Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect,” in Proc. IEEE Custom Integrated Circuits Conference (CICC'04), pp. 99-102, Oct. 2004.
N. Miura et al., “A 195Gb/s 1.2W 3D-Stacked Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme,” IEEE International Solid-State Circuits-Conference (ISSCC'05), Dig. Tech. Papers, pp. 264-265, Feb. 2005.
N. Miura et al., “A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link,” IEEE International Solid-State Circuits Conference (ISSCC'06), Dig. Tech. Papers, pp. 424-425, Feb. 2006.
N. Miura et al., “A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping,” IEEE International Solid-State Circuits Conference (ISSCC'07), Dig. Tech. Papers, pp. 358, 359 & 608, Feb. 2007.

Affiliated with

Also associated with

Rating

Integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2740558