Integrable buffer circuit for voltage level conversion having cl

Details Integrable buffer circuit for voltage level conversion having cl Integrable buffer circuit for voltage level conversion having cl

1987-07-21

1989-01-31

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307561, 307548, 307560, 307475, H03K 1710, H03K 1716, H03K 17687, H03K 504

Patent

active

048018244

ABSTRACT:
A signal voltage (E) based upon a supply voltage must be converted to a signal voltage (A) with ground reference so as to enable further processing in a logic circuit. A simple level converter comprises a series connection of a MOSFET (T1) connected to the supply voltage; the MOSFET also comprises a resistor (T2). The source terminal of the MOSFET (T1) is located at the potential of the supply voltage. The voltage to be converted is applied between the gate terminal and the source terminal, and the converted voltage occurs at the resistor (T2). The two voltages are each limited by one Zener diode (D2, D1).

REFERENCES:
patent: 3731206 (1973-05-01), Veale
patent: 3746893 (1973-07-01), De Bretagne
patent: 3947727 (1976-03-01), Stewart
patent: 4697110 (1987-09-01), Masuda et al.
patent: 4723082 (1988-02-01), Asano et al.
patent: 4728821 (1988-03-01), Yang et al.

Affiliated with

Also associated with

Rating

Integrable buffer circuit for voltage level conversion having cl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrable buffer circuit for voltage level conversion having cl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrable buffer circuit for voltage level conversion having cl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179009