Insuring maximum code motion of accesses to DMA buffers

Details Insuring maximum code motion of accesses to DMA buffers Insuring maximum code motion of accesses to DMA buffers

2011-01-11

2011-01-11

Yigdall, Michael J (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S151000, C717S156000

Reexamination Certificate

active

07870544

ABSTRACT:
A “kill” intrinsic that may be used in programs for designating specific data objects as having been “killed” by a preceding action is provided. The concept of a data object being “killed” is that the compiler is informed that no operations (e.g., loads and stores) on that data object, or its aliases, can be moved across the point in the program flow where the data object is designated as having been “killed.” The “kill” intrinsic limits the reordering capability of an optimization scheduler of a compiler with regard to operations performed on “killed” data objects. The “kill” intrinsic may be used with DMA operations. Data objects being DMA'ed from a local store of a processor may be “killed” through use of the “kill” intrinsic prior to submitting the DMA request. Data objects being DMA'ed to the local store of the processor may be “killed” after verifying the transfer completes.

REFERENCES:
patent: 5367651 (1994-11-01), Smith et al.
patent: 5758051 (1998-05-01), Moreno et al.
patent: 5941983 (1999-08-01), Gupta et al.
patent: 6158046 (2000-12-01), Yoshida et al.
patent: 6247143 (2001-06-01), Williams
patent: 6260189 (2001-07-01), Batten et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6381740 (2002-04-01), Miller et al.
patent: 6490673 (2002-12-01), Heishi et al.
patent: 6499048 (2002-12-01), Williams
patent: 6553502 (2003-04-01), Hurd et al.
patent: 6634021 (2003-10-01), Santhanam
patent: 6634023 (2003-10-01), Komatsu et al.
patent: 6748589 (2004-06-01), Johnson et al.
patent: 6779114 (2004-08-01), Chow et al.
patent: 7028286 (2006-04-01), Larin et al.
patent: 7207032 (2007-04-01), Verbitsky
patent: 7254806 (2007-08-01), Yates et al.
patent: 2001/0011330 (2001-08-01), Hughes et al.
patent: 2002/0147969 (2002-10-01), Lethin et al.
patent: 2002/0147970 (2002-10-01), Smith et al.
patent: 2003/0145307 (2003-07-01), Jahnke
patent: 2004/0019770 (2004-01-01), Kawahito
patent: 2005/0246698 (2005-11-01), Chung
patent: 2008/0229295 (2008-09-01), Brokenshire et al.
Rob Oshana “Optimization Techniques for High-Performance DSPs” Embedded.com Jun. 7, 2003 <http://www.embedded.com/1999/9903/9903osha.htm> pp. 1-11.
Peter Ewert Naraig Manjikan “Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture” ACM 2000 Ontario, Cannada pp. 1-9.
“TMS320C6000 Optimizing Compiler v6.0 Beta User's Guide” Texas Instruments Incorperated 2005. pp. 1-284.
“Cell Broadband Engine Architecture, Version 1.0” IBM Corporation, Aug. 8, 2005, www-128.ibm.com/developerworks/power/cell, pp. 1-319.

Affiliated with

Also associated with

Rating

Insuring maximum code motion of accesses to DMA buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Insuring maximum code motion of accesses to DMA buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insuring maximum code motion of accesses to DMA buffers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2727316