Insulator assisted self-aligned gate junction

Details Insulator assisted self-aligned gate junction Insulator assisted self-aligned gate junction

1990-10-30

1991-04-30

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437911, 357 22, H01L 2104

Patent

active

050117858

ABSTRACT:
A high transconductance, low capacitance, low leakage compound semiconduc junction field effect transistor (JFET) enhances the low leakage current while having the advantages of a self-aligned JFET including low capacitance and low source-drain resistance. The diffused junction of the JFET is totally covered during the process of manufacture. An n channel on a substrate has a layer of photoresist placed over it and exposed to leave a predefined pattern of photoresist. The patterned photoresist is used as a mask so that part of the n-channel layer is etched down to a desired depth leaving a wedge-shaped region. A layer of insulator, such as silicon dioxide, is deposited over the entire substrate and sides of the w edge-shaped region in insulator regions. Next, the photoresist is then removed. A p.sup.+ diffusion or implant is performed in the wedge-shaped region to create a p.sup.+ n-junction system which is the gate region of the JFET. The p.sup.+ n junction system sides are covered the insulator regions of silicon dioxide unlike the opened-junction of the conventional self-aligned gate JFET. Next, the gate patterned metal is deposited on top of the p.sup.+ n junction system and partially on the silicon dioxide insulator regions. Using the patterned gate metal as a mask, the silicon dioxide layer is removed. Source and drain metals are then self-aligned evaporated. The JFET has potential use in microwave, millimeter-wave and optical electronic circuits.

REFERENCES:
patent: 4048712 (1977-09-01), Buiatti
patent: 4075652 (1978-02-01), Umebachi et al.
patent: 4099305 (1978-07-01), Cho et al.
patent: 4404732 (1983-09-01), Andrade
patent: 4559238 (1985-12-01), Bujatti et al.
patent: 4711701 (1987-12-01), McLevige
patent: 4774200 (1988-09-01), Nakajima et al.
patent: 4863879 (1989-09-01), Kwok
patent: 4895811 (1990-01-01), Inoue

Affiliated with

Also associated with

Rating

Insulator assisted self-aligned gate junction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Insulator assisted self-aligned gate junction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulator assisted self-aligned gate junction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-640208