Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2005-08-23
2005-08-23
Chang, Rick Kiltae (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S846000, C029S830000, C174S262000, C427S097100, C427S099300, C427S250000
Reexamination Certificate
active
06931724
ABSTRACT:
A method of producing a multilayered substrate having: a first face being provided with pads bondable to electrode terminals of a semiconductor element, and a body containing a plurality of wiring line layers and insulation layers successively formed from the side of the multilayered substrate at which the face for mounting a semiconductor element is located, wherein the final insulating layer forms provides a second face of the multilayered substrate. The successive wiring line layers are connected by vias, and the second face has external connection terminal pads. The pads on the first face are formed on a metal sheet, a first layer of insulating material is formed on the metal sheet so as to cover the pads formed thereon, holes are formed through the insulating material to expose the end face of the pad, and a patterned metal layer is formed to provide a layer of wiring lines and vias connecting the pads with the wiring line on the layer of insulating material. Subsequently, layers of insulation material are formed to cover the layers of wiring lines, where vias are formed in the insulating material layers, and then patterned metal wiring line layers and filled vias are formed, until the predetermined number of sets of an insulation layer and a wiring line layer is obtained. The metal sheet is then removed.
REFERENCES:
patent: 3471631 (1969-10-01), Quintana
patent: 4902610 (1990-02-01), Shipley
patent: 5055321 (1991-10-01), Enomoto et al.
patent: 5519177 (1996-05-01), Wang et al.
patent: 5741575 (1998-04-01), Asai et al.
patent: 5745984 (1998-05-01), Cole, Jr. et al.
patent: 5956843 (1999-09-01), Mizumoto et al.
patent: 6034332 (2000-03-01), Moresco et al.
patent: 6127633 (2000-10-01), Kinoshita
patent: 6217987 (2001-04-01), Ono et al.
patent: 6248428 (2001-06-01), Asai et al.
patent: 6251502 (2001-06-01), Yasue et al.
patent: 6261671 (2001-07-01), Asai et al.
patent: 6274820 (2001-08-01), DiStefano et al.
patent: 6274821 (2001-08-01), Echigo et al.
patent: 6378201 (2002-04-01), Tsukada et al.
patent: 6461675 (2002-10-01), Paranjpe et al.
patent: 5-259639 (1993-10-01), None
patent: 7-058201 (1995-03-01), None
patent: 7-20002-77912 (2000-10-01), None
patent: 2001-015930 (2001-01-01), None
patent: 2001-01068802 (2001-03-01), None
Matsuda Yuichi
Rokugawa Akio
Sasaki Masayuki
Chang Rick Kiltae
Morgan & Lewis & Bockius, LLP
Shinko Electric Industries Co. Ltd.
LandOfFree
Insulated multilayered substrate having connecting leads for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulated multilayered substrate having connecting leads for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulated multilayered substrate having connecting leads for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3449392