1991-02-07
1992-06-23
Wojciechowicz, Edward J.
357 238, 357 42, 357 53, 357 55, H01L 2910, H01L 2978
Patent
active
051247631
ABSTRACT:
A P-well region is provided in a semiconductor substrate of N-type. A P-channel MOSFET is arranged in the N-type substrate while an N-channel MOSFET is arranged in the P-well region. The drain regions of the respective MOSFETs consist of high concentration impurity diffused regions and low concentration impurity diffused regions arranged about the respective high concentration impurity diffused regions. Also, a drain electrode is provided to cover the entire of the high and low concentration impurity diffused regions.
REFERENCES:
patent: 4937645 (1990-06-01), Ootsuka et al.
Abe Isao
Sueda Akihiro
Suyama Takeshi
Suzuki Satoshi
Takahasi Tsutomu
Kabushiki Kaisha Toshiba
Wojciechowicz Edward J.
LandOfFree
Insulated-gate type integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulated-gate type integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulated-gate type integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-936828