Active solid-state devices (e.g. – transistors – solid-state diode – Regenerative type switching device – Combined with field effect transistor
Patent
1997-10-10
2000-04-18
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Regenerative type switching device
Combined with field effect transistor
257134, 257135, 257146, H01L 2974, H01L 31111
Patent
active
060518502
ABSTRACT:
Methods of forming power semiconductor devices having insulated gate bipolar transistor cells and freewheeling diodes cells therein includes the steps of forming an array of emitter regions of second conductivity type (e.g., P-type) in a cathode layer of first conductivity type (e.g., N-type) and then forming a base region of first conductivity type on the cathode layer. An insulated gate electrode(s) pattern is then formed on a surface of the base region and used as an implant mask for forming interleaved arrays of collector and anode regions of second conductivity type in the base region. An array of source regions of first conductivity type is then formed in the collector regions, but not the anode regions, by implanting/diffusing source region dopants into the collector regions. To achieve preferred device characteristics, the array of collector regions is formed to be diametrically opposite the array of emitter regions to thereby define a plurality of vertical IGBT cells. The array of anode regions is also spaced between adjacent collector regions to define a plurality of freewheeling diode cells which are connected in antiparallel relative to the IGBT cells. The insulated gate electrode is also preferably patterned to extend between adjacent collector and anode regions so that in the event parasitic thyristor latch-up of the IGBT cells occurs, the collector regions can be electrically connected to the anode regions. This electrical connection reduces the effective resistance of the collector regions and reduces the likelihood that the P-N junction formed at the collector-source junction will become or remain forward biased.
REFERENCES:
patent: 4630092 (1986-12-01), Bhagat
patent: 4669177 (1987-06-01), D'Arrigo et al.
patent: 4811072 (1989-03-01), Risberg
patent: 4963502 (1990-10-01), Teng et al.
patent: 4965710 (1990-10-01), Pelly et al.
patent: 5006476 (1991-04-01), De Jong et al.
patent: 5105244 (1992-04-01), Bauer
patent: 5141889 (1992-08-01), Terry et al.
patent: 5155289 (1992-10-01), Bowles
patent: 5162966 (1992-11-01), Fujihira
patent: 5270230 (1993-12-01), Sakurai
patent: 5273917 (1993-12-01), Sakurai
patent: 5274541 (1993-12-01), Kimura et al.
patent: 5331184 (1994-07-01), Kuwahara
patent: 5348896 (1994-09-01), Jang et al.
patent: 5349230 (1994-09-01), Shigekane
patent: 5360984 (1994-11-01), Kirihata
patent: 5407847 (1995-04-01), Hayden et al.
patent: 5469103 (1995-11-01), Shigekane
patent: 5485022 (1996-01-01), Matsuda
patent: 5485023 (1996-01-01), Sumida
patent: 5508534 (1996-04-01), Nakamura et al.
patent: 5608238 (1997-03-01), Matsuda
patent: 5643810 (1997-07-01), Jang
patent: 5698867 (1997-12-01), Bauer et al.
patent: 5757033 (1998-05-01), Ajit
Atwood Pierce
Caseiro Chris A.
Fairchild Korea Semiconductor Ltd.
Fenty Jesse A.
Saadat Mahshid
LandOfFree
Insulated gate bipolar junction transistors having built-in free does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulated gate bipolar junction transistors having built-in free, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulated gate bipolar junction transistors having built-in free will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337977