Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2000-10-12
2003-12-30
Graybill, David E. (Department: 2827)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S121000, C438S124000, C438S612000, C438S613000, C438S614000, C438S617000, C228S180500
Reexamination Certificate
active
06670214
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to microelectronic packaging. More specifically, but without limitation thereto, the present invention relates to insulating bonding wires to avoid package defects resulting from short circuits between adjacent bonding wires.
Bonding wires are used in microelectronic packaging to connect bond pads of a chip or die to package leads. The bonding wires are typically made of gold or aluminum and have a thin diameter of only about 30 microns.
As chip size becomes smaller as a result of improvements in manufacturing and chip density, and as the size of the microelectronic package increases, the bonding wires have to be made longer and spaced more closely together. The increased length and closer spacing increases the probability that adjacent bonding wires will deviate from their intended position and come into electrical contact with one another, resulting in a defective package.
Another problem with current techniques for attaching bonding wires is that wires may not cross each other to avoid coming into electrical contact with one another and have to be attached in an array, one after another, restricting the versatility of the microelectronic package.
SUMMARY OF THE INVENTION
The present invention advantageously addresses the needs above as well as other needs by providing a method and apparatus for insulating a bonding wire.
In one embodiment, the invention may be characterized as a method for insulating a bonding wire that includes the steps of attaching a bonding wire to a bond pad; coating the bonding wire with an insulating liquid while drawing the bonding wire through a bond tool from the bond pad to a package lead; and attaching the bonding wire to the package lead.
In another embodiment, the invention may be characterized as an apparatus for insulating a bonding wire that includes a dispensing tool coupled to a bond tool for forming a coating of an insulating liquid on a bonding wire after the bond tool attaches the bonding wire to a bond pad.
REFERENCES:
patent: 4002282 (1977-01-01), Murdoch
patent: 4678114 (1987-07-01), Egawa et al.
patent: 5795818 (1998-08-01), Marrs
patent: 5950100 (1999-09-01), Shingai
patent: 6046075 (2000-04-01), Manteghi
patent: 6054376 (2000-04-01), Balakrishnan
patent: 6110761 (2000-08-01), Ahmad
patent: 6440777 (2002-08-01), Cobbley et al.
“The Limits of Wirebond Technology: Is Flip-Chip Attach Now a Prerequisite for Advanced Packaging?”, Kuzawinsky, Mark J., IBM MicroNews, 2000, vol. 6, No. 4, pp. 1-9.
2002/0072150—Author(s)—Cobbley.
Chia Chok J.
Low Owai H.
Ranganathan Ramaswamy
Fitch Even Tabin & Flannery
LSI Logic Corporation
LandOfFree
Insulated bonding wire for microelectronic packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Insulated bonding wire for microelectronic packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insulated bonding wire for microelectronic packaging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3180970