Data processing: software development – installation – and managem – Software program development tool – Testing or debugging
Reexamination Certificate
2006-11-07
2006-11-07
Khatri, Anil (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Testing or debugging
C717S125000, C717S129000
Reexamination Certificate
active
07134117
ABSTRACT:
A tracing circuit8within an apparatus for data processing2generates trace data including instruction trace words encoding trace events W, E, N representing program instruction execution. The instruction trace words have a predetermined length and each represent a sequence of trace events corresponding to a combination of execution of one or more program instructions combined with one or more trace events that are other than execution of a program instruction word. Particular examples are a sequence of executed program instructions terminated by a program instruction that fails its condition codes or a sequence of wait processing cycles terminated by a program instruction that executes.
REFERENCES:
patent: 5724505 (1998-03-01), Argade et al.
patent: 5943498 (1999-08-01), Yano et al.
patent: 6145123 (2000-11-01), Torrey et al.
patent: 6256775 (2001-07-01), Flynn
patent: 6513134 (2003-01-01), Augsburg et al.
patent: 6694507 (2004-02-01), Arnold et al.
patent: 6813731 (2004-11-01), Zahavi et al.
patent: 6826747 (2004-11-01), Augsburg et al.
patent: 6941545 (2005-09-01), Reese et al.
patent: 6948155 (2005-09-01), Agarwala et al.
patent: 6954923 (2005-10-01), Yates et al.
patent: 7000225 (2006-02-01), Sangavarapu et al.
patent: 7003699 (2006-02-01), Swaine et al.
patent: 7013456 (2006-03-01), Van Dyke et al.
Chilimbi etal, “Designing a trace format for heap allocation events”, ACM ISMM, pp. 35-49, 2000.
Kaplan, “:Collecting whole system refernce traces of multiprogrammed and multithreaded workloads”, ACM WOSP, pp. 228-237, 2005.
Rawling et al, “Potential performance of parallel conservative simulation of VLSI circuits and systems”, IEEE, pp. 71-81, 1992.
Peischi et al, “Error trace in model based debugging of hardware description languages”, ACM AADEBUG, pp. 43-47, 2005.
IBM Technical Disclosure Bulletin, Dec. 1993, vol. 36, No. 12, pp. 245-248.
“Trace Format” Jan. 22, 1998, at archive.org archive of www.base.com/gordon/sky/description/tech/traces.html.
ARM Limited
Khatri Anil
Nixon & Vanderhye P.C.
LandOfFree
Instruction tracing in data processing systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction tracing in data processing systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction tracing in data processing systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3680982