Data processing: structural design – modeling – simulation – and em – Emulation – Of instruction
Reexamination Certificate
2007-06-05
2007-06-05
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of instruction
C717S118000, C717S138000, C717S148000, C703S023000, C703S028000
Reexamination Certificate
active
10729666
ABSTRACT:
Techniques are described for emulating an instruction processor for use during the development of a computer system. Specifically, the techniques describe an emulated instruction processor that accurately and efficiently emulates an instruction processor having separate interfaces to fetch op-codes and operands. Further, the emulated instruction processor may provide detection of errors associated with the separate interfaces. By making use of the techniques described herein, detailed information relating to errors associated with the memory architecture may be gathered for use in verifying components within the memory architecture, such as first and second-level caches.
REFERENCES:
patent: 4789924 (1988-12-01), Fukuta
patent: 5819063 (1998-10-01), Dahl et al.
patent: 5894484 (1999-04-01), Illes et al.
patent: 5991531 (1999-11-01), Song et al.
patent: 6039765 (2000-03-01), Trissel
patent: 6075937 (2000-06-01), Scalzi et al.
patent: 6122638 (2000-09-01), Huber et al.
patent: 6233672 (2001-05-01), Lynch
patent: 6256784 (2001-07-01), Grove
patent: 6272453 (2001-08-01), Hoerig et al.
patent: 6401155 (2002-06-01), Saville et al.
patent: 6647489 (2003-11-01), Col et al.
patent: 7020766 (2006-03-01), Wang et al.
patent: 7096322 (2006-08-01), Sollom et al.
patent: 7120572 (2006-10-01), Liang
patent: 2001/0054140 (2001-12-01), Oberman et al.
patent: 2002/0072893 (2002-06-01), Wilson
patent: 2002/0157084 (2002-10-01), Davis et al.
patent: 2003/0110478 (2003-06-01), Duesterwald et al.
patent: 2003/0135844 (2003-07-01), Yellin et al.
patent: 2004/0230617 (2004-11-01), Talwar et al.
patent: 2004/0230948 (2004-11-01), Talwar et al.
patent: 2004/0230949 (2004-11-01), Talwar et al.
patent: 2005/0028147 (2005-02-01), Bonilla
patent: 2005/0108495 (2005-05-01), McKenney et al.
Sollom Jason D.
Williams James A.
Gebresilassie Kibrom K.
Johnson Charles A.
McMahon Beth L.
Shah Kamini
Shumaker & Sieffert P.A.
LandOfFree
Instruction processor emulator having separate operand and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction processor emulator having separate operand and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction processor emulator having separate operand and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3860253