Instruction processing unit for computer

Details Instruction processing unit for computer Instruction processing unit for computer

1987-12-15

1989-10-10

Chan, Eddie P.

Boots, shoes, and leggings

36424342, 3642436, 3642599, 3642613, 3642564, G06F 926, G06F 1300

Patent

active

048736295

ABSTRACT:
A computer (20) is configured for optimizing the processing rate of instructions and the throughput of data. The computer (20) includes a main memory (99), a memory control unit (22), a physical cache unit (100), and a central processor (156). A instruction processing unit (126) is included within the central processor (156). The function of the instruction processing unit (126) is to decode instructions and produce instruction execution commands or directing the execution of the instructions within the central processor (156). Instructions are transferred from the main memory (99) into a register (180) where the address fields of the instructions are decoded to produce a cracked instruction and these instructions are stored in a logical instruction cache (210). As the cracked instructions are selected they are transferred to an output buffer and decoder (214) where the remaining fields of the instructions are decoded to produce instruction execution commands. The instructions in the cache (210) are stored at logical rather than at physical addresses. The cache (210) further can operate at double the rate of a basic clock period for the computer (20) such that a branch instruction can be selected in one clock cycle. The combination of the logical instructiion cache (210) and the concurrent computation of program counts serves to substantially increase the instruction execution rate for the computer (20).

REFERENCES:
patent: 4031517 (1977-06-01), Hirtle
patent: 4086629 (1978-04-01), Desyllas et al.
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4394725 (1983-07-01), Bienvenu et al.
patent: 4410941 (1983-10-01), Barrow et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4591972 (1986-05-01), Guyer et al.
Nissen, S. M. & Wallach, S. J., "The All Applications Digital Computer", ACM-IEEE Symposium on High-Level-Language Computer Architecture, Nov. 7 & 8, 1973.
Kogge, P. M., The Architecture of Pipelined Computers, 1981, Chaps. 2, 4 and 6.
Lorin, H., Parallelism in Hardware and Software: Real and Apparent Concurrency, 1972, Chap. 8.

Affiliated with

Also associated with

Rating

Instruction processing unit for computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction processing unit for computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction processing unit for computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1961334