Instruction pre-fetch microprocessor interrupt system

Details Instruction pre-fetch microprocessor interrupt system Instruction pre-fetch microprocessor interrupt system

1979-06-21

1981-07-14

Chapnick, Melvin B.

Boots, shoes, and leggings

G06F 304, G06F 938

Patent

active

042790166

ABSTRACT:
An interrupt system for an instruction pre-fetch microprocessor is provided. The interrupt system includes an instruction address register coupled to a storage address register for holding the next succeeding instruction address to the pre-fetched in a sequence of instructions. A storage address register is provided and is coupled to the instruction address register and is coupled to the storage address register for holding the storage address to be accessed. A first latch receives and stores an interrupt request from one of a plurality of peripheral devices. A second latch, enabling interrupts, is coupled to the storage unit and controlled by instructions from the microprocessor. An interrupt link register stores values of the instruction address register and page information together with arithmetic and logic unit status bits when an interrupt request has occurred from one of the plurality of peripheral devices and an interrupt cycle is executed. The system further includes an interrupt circuit coupled to the first and second latches for inhibiting updating of the instruction address register to a next succeeding instruction. Circuitry is coupled to the first and second latches for inhibiting the operation of the interrupt circuitry following a data storage cycle or a successful branch operation. Circuitry is also provided to cause the next instruction to be executed following an interrupt cycle to be fetched from a predefined word in storage.

REFERENCES:
patent: 3453600 (1969-07-01), Stafford et al.
patent: 3811114 (1974-05-01), Lemay et al.
patent: 3886523 (1975-05-01), Ferguson et al.
patent: 4041462 (1977-08-01), Davis et al.
patent: 4050058 (1977-09-01), Garlic
patent: 4062058 (1977-12-01), Haynes
patent: 4079455 (1978-03-01), Ozga
patent: 4097920 (1978-06-01), Ozga
Booth, R. C. et al., "Microinterrupt via Forced Branch and Link Instruction", IBM Tech. Discl. Bull. vol. 20, No. 1, Jun. 1977, pp. 334-336.

Affiliated with

Also associated with

Rating

Instruction pre-fetch microprocessor interrupt system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction pre-fetch microprocessor interrupt system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction pre-fetch microprocessor interrupt system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2167903