Instruction pre-fetch amount control with reading amount...

Details Instruction pre-fetch amount control with reading amount... Instruction pre-fetch amount control with reading amount...

2005-01-11

2005-01-11

Kim, Kenneth S. (Department: 2111)

Electrical computers and digital processing systems: processing

Instruction fetching

Prefetching

C712S206000, C712S235000, C713S320000

Reexamination Certificate

active

06842846

ABSTRACT:
An architecture of method for fetching microprocessor's instructions is provided to pre-fetch and pre-decode a next instruction. If the instruction pre-decoded is found a conditional branch instruction, an instruction reading-amount register is set for reading two instructions next to the current instruction in the program memory, or one is read instead if the next instruction is found an instruction other than the conditional branch one so as to waive reading of unnecessary program memory and thereby reduce power consumption.

REFERENCES:
patent: 5687339 (1997-11-01), Hwang
patent: 5870616 (1999-02-01), Loper et al.
patent: 6631464 (2003-10-01), Mori et al.

Affiliated with

Also associated with

Rating

Instruction pre-fetch amount control with reading amount... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction pre-fetch amount control with reading amount..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction pre-fetch amount control with reading amount... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3404952