Patent
1996-07-25
1999-02-02
Lall, Parshotam S.
395581, 395583, 395584, 395586, 395595, 395898, G06F 938, G06F 930
Patent
active
058676996
ABSTRACT:
Method and apparatus for changing the sequential execution of instructions in a pipelined instruction processor by using a microcode controlled redirect controller. The execution of a redirect instruction by the pipelined instruction processor provides a number of microcode bits including a target address to the redirect controller, a predetermined combination of the microcode bits then causes the redirect controller to redirect the execution sequence of the instructions from the next sequential instruction to a target instruction.
REFERENCES:
patent: 3577190 (1971-05-01), Cocke et al.
patent: 3806888 (1974-04-01), Brickman et al.
patent: 4189772 (1980-02-01), Liptay
patent: 4212060 (1980-07-01), Prey
patent: 4225922 (1980-09-01), Porter
patent: 4354232 (1982-10-01), Ryan
patent: 4370711 (1983-01-01), Smith
patent: 4390946 (1983-06-01), Lane
patent: 4477872 (1984-10-01), Losq et al.
patent: 4604691 (1986-08-01), Akagi
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4755966 (1988-07-01), Lee et al.
patent: 4763245 (1988-08-01), Emma et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4777587 (1988-10-01), Case et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4827402 (1989-05-01), Wada
patent: 4831517 (1989-05-01), Crouse et al.
patent: 4835679 (1989-05-01), Kida et al.
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4855904 (1989-08-01), Daberkow et al.
patent: 4855947 (1989-08-01), Zmyslowski et al.
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4860197 (1989-08-01), Langendorf et al.
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4870573 (1989-09-01), Kawata et al.
patent: 4872109 (1989-10-01), Horst et al.
patent: 4875160 (1989-10-01), Brown, III
patent: 4881170 (1989-11-01), Morisada
patent: 4888689 (1989-12-01), Taylor et al.
patent: 4890225 (1989-12-01), Ellis, Jr. et al.
patent: 4891754 (1990-01-01), Boreland
patent: 4894772 (1990-01-01), Langendorf
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4910664 (1990-03-01), Arizono
patent: 4912635 (1990-03-01), Nishimukai et al.
patent: 4914579 (1990-04-01), Putrino et al.
patent: 4916602 (1990-04-01), Itoh
patent: 4924376 (1990-05-01), Ooi
patent: 4926312 (1990-05-01), Nukiyama
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942520 (1990-07-01), Langendorf
patent: 4953121 (1990-08-01), Muller
patent: 4964046 (1990-10-01), Mehrgardt et al.
patent: 4980823 (1990-12-01), Liu
patent: 4984154 (1991-01-01), Hanstani et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5008807 (1991-04-01), Krueger et al.
patent: 5014196 (1991-05-01), Hayashi et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5025366 (1991-06-01), Baror
patent: 5040107 (1991-08-01), Duxbury et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5051896 (1991-09-01), Lee et al.
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5121473 (1992-06-01), Hodges
patent: 5121488 (1992-06-01), Ngai
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5142630 (1992-08-01), Ishikawa
patent: 5142634 (1992-08-01), Fite et al.
patent: 5210831 (1993-05-01), Emma et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5228131 (1993-07-01), Ueda et al.
patent: 5237666 (1993-08-01), Suzuki et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5280592 (1994-01-01), Ryba et al.
patent: 5394530 (1995-02-01), Kitta
patent: 5423016 (1995-06-01), Tsuchiya et al.
patent: 5434985 (1995-07-01), Emma et al.
patent: 5434986 (1995-07-01), Kuslak et al.
patent: 5459845 (1995-10-01), Nguyen et al.
patent: 5522084 (1996-05-01), Ando
patent: 5524222 (1996-06-01), Hervin
patent: 5577259 (1996-11-01), Alferness et al.
patent: 5590293 (1996-12-01), Uhler et al.
patent: 5590351 (1996-12-01), Sowadsky et al.
patent: 5608886 (1997-03-01), Blomgren et al.
Smith et al., "Implementing Precise Interrupts in Pipe-lined Processors", May 1988, pp. 562-573.
Hwu et al., "Checkpoint Repair for Out-of-Order Execution Machines", ACM 1987, pp. 18-26.
Sohi et al., Instruction Issue Logic for High Performance, Interruptible Pipelined Processors, ACM 1987, pp. 27-34.
Myers et al., The 80960 Microprocessor Architecture, 1988, 159-183.
Bandyopadhyay et al., Micro-Code RISC Architecture, 19th Southeaster Symposium on System Theory, Mar., 1987, pp. 411-414.
Bandyopadhyay et al., "Combining Both Micro-Code and Hardwired Control in RISC", Computer Architecture News, Sep. 1987.
Hinton et al., "Microarchitecture of the 80960 High Integration Processor", 1988 IEEE International Conference on Computer Design, 1988, pp. 362-365.
Engelbrecht Kenneth L.
Johnson David C.
Kuslak John S.
Lucas Gary J.
Barot Bharat
Lall Parshotam S.
Unisys Corporation
LandOfFree
Instruction flow control for an instruction processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction flow control for an instruction processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction flow control for an instruction processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1126096