Instruction fetch circuitry for computers

Details Instruction fetch circuitry for computers Instruction fetch circuitry for computers

1980-03-03

1982-04-13

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 700, G06F 900

Patent

active

043251188

ABSTRACT:
The invention is used in a computer system to buffer the transfer of program portions from a system having a first bus width to instruction processing logic having a second bus width. An instruction register receives program portions via a system bus from the program memory. A state register stores a code specifying the action to be taken to transfer the next program portion from the instruction register to the instruction processing logic. Control logic, upon receiving a request for the next program portion from the instruction processing logic, inspects the state register to determine whether the next program portion in sequence should be retrieved from the memory and stored in the instruction register. In addition, the control logic transfers the appropriate program portion to the instruction processing logic, and updates the state register code in preparation for the next request from the instruction processing logic.

REFERENCES:
patent: 3228005 (1966-01-01), Delmege et al.
patent: 3978456 (1976-08-01), Moran
patent: 4099229 (1978-07-01), Kancler
patent: 4109310 (1978-08-01), England et al.
patent: 4236206 (1980-11-01), Strecker et al.

Affiliated with

Also associated with

Rating

Instruction fetch circuitry for computers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction fetch circuitry for computers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction fetch circuitry for computers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1419833