Patent
1993-05-19
1997-12-23
Donaghue, Larry D.
395800, 395588, 395580, 395383, 395452, 395460, G06F 1212
Patent
active
057014353
ABSTRACT:
A system for increasing the speed and efficiency of instruction execution by a computer processing system. An instruction cache is provided to receive a minor number of stored instructions for execution by the computer processing system. The instructions are prefetched and returned in cache based upon an analysis of instructions which are in the cache pending execution. Target instructions of branch instructions may be prefetched as a result of the analysis of a branch instruction pending in the cache. Other instructions may be retained in cache when they are tagged as being likely to be reused.
REFERENCES:
patent: 4157587 (1979-06-01), Joyce et al.
patent: 4189770 (1980-02-01), Gannon et al.
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4500954 (1985-02-01), Nuke et al.
patent: 4594659 (1986-06-01), Guenther et al.
patent: 4626988 (1986-12-01), George
patent: 4691277 (1987-09-01), Kronstadt
patent: 4761731 (1988-08-01), Webb
patent: 4802085 (1989-01-01), Levy et al.
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4851993 (1989-07-01), Chen et al.
patent: 4860197 (1989-08-01), Langendorf et al.
patent: 4876642 (1989-10-01), Gibson
patent: 4894772 (1990-01-01), Langendorf
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 4942518 (1990-07-01), Weatherford et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 5025366 (1991-06-01), Baror
patent: 5099419 (1992-03-01), Norama
patent: 5113370 (1992-05-01), Tomita
Chi et al. "Compiler-Driver Cache Policy"; Jun. 1987, Purdue Univ.
Alpert; "Performance Trade-offs for Microprocessor Cache Memories" IEEE Micro Aug. 1988.
Cytron et al.; "Automatic Management of Programable Caches" IEEE Aug. 1988.
Furht et al; "A Compiler Directed Cache Strategy for GaAs Microprocessor Architecture" Mar. 1988; IEEE.
Chi et al. "Improving Cache Performance by Selective Cache Bypass"; IEEE Jan. 1989.
McNiven et al. "Analysis of Memory Referencing Behavior For Design of Local Memories" IEEE 1988.
Donaghue Larry D.
Philips Electronics North America Corporation
LandOfFree
Instruction cache system for implementing programs having non-se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction cache system for implementing programs having non-se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache system for implementing programs having non-se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807616