Instruction cache prefetch based on trace cache eviction

Details Instruction cache prefetch based on trace cache eviction Instruction cache prefetch based on trace cache eviction

2003-11-03

2009-06-30

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction fetching

Prefetching

Reexamination Certificate

active

07555633

ABSTRACT:
Various embodiments of methods and systems for implementing a microprocessor that fetches a group of instructions into instruction cache in response to a corresponding trace being evicted from the trace cache are disclosed. In some embodiments, a microprocessor may include an instruction cache, a trace cache, and a prefetch unit. In response to a trace being evicted from trace cache, the prefetch unit may fetch a line of instructions into instruction cache.

REFERENCES:
patent: 3896419 (1975-07-01), Lange et al.
patent: 5210843 (1993-05-01), Ayers
patent: 5381533 (1995-01-01), Peleg
patent: 5881261 (1999-03-01), Favor et al.
patent: 5896528 (1999-04-01), Katsuno et al.
patent: 5930497 (1999-07-01), Cherian et al.
patent: 6014742 (2000-01-01), Krick et al.
patent: 6145055 (2000-11-01), Fujimoto
patent: 6167536 (2000-12-01), Moann
patent: 6185675 (2001-02-01), Kranich et al.
patent: 6195744 (2001-02-01), Favor et al.
patent: 6216206 (2001-04-01), Peled et al.
patent: 6233678 (2001-05-01), Bala
patent: 6247121 (2001-06-01), Akkary et al.
patent: 6256727 (2001-07-01), McDonald
patent: 6256728 (2001-07-01), Witt et al.
patent: 6339822 (2002-01-01), Miller
patent: 6345295 (2002-02-01), Beardsley et al.
patent: 6357016 (2002-03-01), Rodgers et al.
patent: 6449714 (2002-09-01), Sinharoy
patent: 6493821 (2002-12-01), D'Sa et al.
patent: 6578128 (2003-06-01), Arsenault et al.
patent: 6823428 (2004-11-01), Rodriguez et al.
patent: 6848031 (2005-01-01), Jourdan
patent: 6973543 (2005-12-01), Hughes
patent: 7003629 (2006-02-01), Alsup
patent: 7325097 (2008-01-01), Darcy
patent: 2002/0095553 (2002-07-01), Mendelson et al.
patent: 2002/0144101 (2002-10-01), Wang et al.
patent: 2003/0023835 (2003-01-01), Kalafatis et al.
patent: 2004/0083352 (2004-04-01), Lee
patent: 2004/0143721 (2004-07-01), Pickett et al.
patent: 2004/0193857 (2004-09-01), Miller et al.
patent: 2004/0216091 (2004-10-01), Groeschel
patent: 2005/0125613 (2005-06-01), Kim et al.
patent: 2005/0125632 (2005-06-01), Alsup et al.
patent: 0 957 428 (1999-11-01), None
patent: 2 281101 (2003-04-01), None
Lai, et al., “Dead-Block Prediction & Dead-Block Correlating Prefetchers,” 2001 IEEE, 11 pages.
Slechta, et al., “Dynamic Optimization of Micro-Operations,” 2002 IEEE, 12 pages.
Jacobson, “High-Performance Frontends for Trace Processors,” University of Wisconson-Madison, 1999, pp. 19, 20, 36, 37, 104-122.
U.S. Appl. No. 10/822,468, filed Apr. 12, 2004, Alsup, et al.
Yuan Chou, et al., “Instruction Path Coprocessors,” Mar. 2000, pp. 1-24.
Friendly, et al., “Putting the Fill Unit to Work: Dynamic Organizations for Trace Cache Microprocessors,” Dept. of Electrical Engineering and Computer Sciences, The Univ. of Michigan, Dec. 1998, 9 pages.
Bryan Black, et al., “Turboscalar: A High Frequency High IPC Microarchitecture,” Dept. of Electrical and Computer Engineering, Carnegie Mellon Univ., Jun. 2000, pp. 1-.
Rotenberg, et al., “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching,” Apr. 11, 1996, pp. 1-48.
Merten, et al., “An Architectural Framework for Run-Time Optimization,” Jun. 2001, pp. 1-43.
Hinton, G., et al., “A 0.18-MUM CMOS IA-32 Processor with a 4-GHZ Integer Execution Unit,” IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1617-1627.
Sanjay J. Patel, et al., “replay: A Hardware Framework for Dynamic Optimization,” IEEE, vol. 50, No. 6, Jun. 2001, pp. 590-608.
Jacobson, et al., “Instruction Pre-Processing in Trace Processors,” IEEE Xplore, Jan. 1999, 6 pages.
Bryan Black, et al., “The Block-Based Trace Cache,” IEEE, 1999, pp. 196-207.
Rotenberg, et al., “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching,” IEEE, 1996, pp. 24-34.
Grant Braught, “Clas #21-Assemblers, Labels & Pseudo Instructions,” Dickenson College, Fall Semester 2000, 6 pages.
Patterson, et al., “Computer Architecture A Quantitative Approach,” Second Edition, Morgan Kaufmann Publishers, Inc., 1996, pp. 271-278.
Palmer, et al., “Fido: A Cache That Learns to Fetch,” Proceedings of the 17thInternational Conference on Very Large Data Bases, Barcelona, Sep. 1991, pp. 255-264.
Chen et al., “Eviction Based Cache Placement for Storage Caches,” USENIX 2003 Annual Technical Conference, (13 pages).

Affiliated with

Also associated with

Rating

Instruction cache prefetch based on trace cache eviction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction cache prefetch based on trace cache eviction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache prefetch based on trace cache eviction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4125807