Boots – shoes – and leggings
Patent
1983-02-22
1984-04-10
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 900, G06F 1300
Patent
active
044424884
ABSTRACT:
A memory system includes a high-speed, multi-region instruction cache, each region of which stores a variable number of instructions received from a main data memory said instructions forming part of a program. An instruction is transferred to a region from the main data memory in response to a program address and may be executed without waiting for simultaneous transfer of a large block or number of instructions. Meanwhile, instructions at consecutively subsequent addresses in the main data memory are transferred to the same region for building an expanding cache of rapidly accessible instructions. The expansion of a given region is brought about as a result of the addressing of that region, such that a cache region receiving a main line of the aforementioned program will be expanded in preference to a region receiving an occasionally used sub-routine. When a new program address is presented, a simultaneous comparison is made with pointers which are provided to be indicative of addresses of instructions currently stored in the various cache regions, and stored information is gated from a region which produces a favorable comparison. When a new address is presented to which no cache region is responsive, the least recently used region, that is the region that has been accessed least recently, is immediately invalidated and reused by writing thereover, starting with the new address to which no cache region was responsive, for accumulating a substituted cache of information from the main data memory.
REFERENCES:
patent: 3337851 (1967-08-01), Dahm
patent: 3636519 (1972-01-01), Heath
patent: 3725876 (1973-04-01), Hauck
patent: 3839704 (1974-10-01), Spencer
patent: 3868644 (1975-02-01), Healey et al.
patent: 3938097 (1976-02-01), Niguette
patent: 4047243 (1977-09-01), Dijkstra
patent: 4212058 (1980-07-01), Gunawardena et al.
Floating Point Systems, Inc.
Springborn Harvey E.
LandOfFree
Instruction cache memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Instruction cache memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-896125