Instruction cache associative crossbar switch system

Details Instruction cache associative crossbar switch system Instruction cache associative crossbar switch system

1996-11-22

1998-08-11

Lall, Parshotam S.

395379, 395800, G06F 930

Patent

active

057940037

ABSTRACT:
A computing system as described in which individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. The system includes storage for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags indicative of the pipeline to which they should be dispatched. The pipeline identification tags are supplied to a system which controls a crossbar switch, enabling the tags to be used to control the switch and supply the appropriate instructions simultaneously to the differing pipelines.

REFERENCES:
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4933837 (1990-06-01), Freidin
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5121502 (1992-06-01), Rau et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5179680 (1993-01-01), Colwell et al.
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5203002 (1993-04-01), Wetzel
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5226169 (1993-07-01), Gregor
patent: 5233696 (1993-08-01), Suzuki
patent: 5239654 (1993-08-01), Ing-Simmons
patent: 5297255 (1994-03-01), Hamanaka et al.
patent: 5297281 (1994-03-01), Emma et al.
patent: 5299321 (1994-03-01), Iizuka
patent: 5367694 (1994-11-01), Ueno
patent: 5442760 (1995-08-01), Rustad et al.
Minagawa et al., "Pre-decoding mechanism for superscalar architecture", IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing, pp. 21-24, May 9, 1991.
DeGloria et al., "A programmable instruction format extension to VLIW architecture", Computer Systems and Software Engineering 6th Annual European Computer Conference, pp. 36-37, May 4, 1992.
Agerwala et al., "High performance reduced instruction set processors," RC 12434 (#55845), Computer Science, Jan. 9, 1987.
Bakoglu et al., "The IBM RISC system/6000 processor: hardware overview," IBM J. Res. Develop., 34(1):12-22 (Jan., 1990).
De Gloria et al., "A programmable instruction format extension to VLIW architectures," Proceedings Comp. Euro. 1992, pp. 35-40 (May 4, 1992).
Fisher et al., "Parallel processing: a smart compiler and a dumb machine," SIGPLAN Notices, 19(6):37-47 (Jun., 1984).
Hennessy et al., Computer Architecture; A Quantitative Approach, ISBN 1-55880-069-8, Morgan Kaufmann Publishers, Inc. (1990).
Brian Case, et al., "DEC Enters Microprocessor Business with Alpha," Microprocessor Report (Mar. 4, 1992) 6(3):1,6-14.
Todd A. Dutton, "The Design of the DEC 3000 Model 500 AXP Workstation," IEEE (1993) 1063-6390/93, pp. 449-455.
Brian Allison, "DEC 7000/10000 Model 600 AXP Multiprocessor Server," IEEE (1993) 1063-6390/93, pp. 456-464.
R. B. Grove, et al., "GEM Optimizing Compilers for Alpha AXP Systems," IEEE (1993) 1063-6390/93, pp. 465-473.
Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991 pp. 233-235.
Minagawa et al, "Pre-Decoding Mechanism for Superscalar Architecture", IEEE Computers & Signal Processing, Dec. 1991, pp. 21-24.

Affiliated with

Also associated with

Rating

Instruction cache associative crossbar switch system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction cache associative crossbar switch system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction cache associative crossbar switch system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-400555