Instruction breakpoint detection apparatus for use in an out-of-

Details Instruction breakpoint detection apparatus for use in an out-of- Instruction breakpoint detection apparatus for use in an out-of-

1995-06-13

1997-12-02

Lim, Krisna

39518306, G06F 944

Patent

active

056945892

ABSTRACT:
Code breakpoint detection logic for a superscalar microprocessor. Superscalar operation in a microprocessor is maintained with a single breakpoint detection mechanism which performs breakpoint detection prior to instruction decoding. One bit for each byte in an instruction packet is provided as a result of a comparison of the aligned instruction fetch to the debug registers. After decoding, if the first byte of an instruction has an appended breakpoint true bit, then an event is signaled for breakpoint handling by the superscalar microprocessor.

REFERENCES:
patent: 5165027 (1992-11-01), Krauskopf
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5479616 (1995-12-01), Garibay, Jr. et al.
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5481685 (1996-01-01), Nguyen et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5537559 (1996-07-01), Kane et al.

Affiliated with

Also associated with

Rating

Instruction breakpoint detection apparatus for use in an out-of- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction breakpoint detection apparatus for use in an out-of-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction breakpoint detection apparatus for use in an out-of- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-809837