Instruction architecture using two instruction stacks

Details Instruction architecture using two instruction stacks Instruction architecture using two instruction stacks

2005-04-12

2005-04-12

Pham, Hai (Department: 2861)

Incremental printing of symbolic information

Ink jet

Controller

C712S202000

Reexamination Certificate

active

06877832

ABSTRACT:
Systems, methods, and devices are provided for instruction architecture. One embodiment includes a first integrated circuit (IC). The first IC includes at least two instruction stacks and an arbiter coupled to the at least two instruction stacks. A second IC is provided. The first and the second ICs are coupled using a serial interface.

REFERENCES:
patent: 5828814 (1998-10-01), Cyman et al.
patent: 6361137 (2002-03-01), Eaton et al.
patent: 6570604 (2003-05-01), Able et al.
patent: 6782468 (2004-08-01), Nakazato

Affiliated with

Also associated with

Rating

Instruction architecture using two instruction stacks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction architecture using two instruction stacks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction architecture using two instruction stacks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3405848