Insertion sorter

Details Insertion sorter Insertion sorter

2007-02-13

2007-02-13

Levitan, Dmitry (Department: 2616)

Multiplex communications

Channel assignment techniques

Adaptive selection of channel assignment technique

Reexamination Certificate

active

10034824

ABSTRACT:
An insertion sorter circuit and method are provided which are particularly useful for sorting channel response values of a communication signal. The sorter circuit includes a series of sorter elements which each have a register. The circuit is configured to cascade values downwardly when one register receives a greater value than it has stored, which value is not greater than the value stored in any upstream register. At the end of processing the values, the most significant values are stored in the registers, the sum of which are the channel power estimate. The channel noise variance is obtainable by applying a system dependent scaling factor to the sum of the least significant values processed.

REFERENCES:
patent: 4030077 (1977-06-01), Florence et al.
patent: 4031520 (1977-06-01), Rohner
patent: 4991134 (1991-02-01), Ivsin
patent: 5068822 (1991-11-01), Lawrence
patent: 5079736 (1992-01-01), Kitsuregawa et al.
patent: 5168567 (1992-12-01), Everson et al.
patent: 5274835 (1993-12-01), Wakatani
patent: 5283815 (1994-02-01), Chennakeshu et al.
patent: 5410689 (1995-04-01), Togo et al.
patent: 5504919 (1996-04-01), Lee et al.
patent: 6137824 (2000-10-01), Liu
patent: 6456649 (2002-09-01), Isaksson et al.
patent: 6862326 (2005-03-01), Eran et al.

Affiliated with

Also associated with

Rating

Insertion sorter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Insertion sorter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Insertion sorter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3840743