Electrical transmission or interconnection systems – Plural load circuit systems – Plural sources of supply
Patent
1995-11-08
1999-04-27
Elms, Richard T.
Electrical transmission or interconnection systems
Plural load circuit systems
Plural sources of supply
307 64, 365226, 365229, 395750, H02J 110, G06F 100
Patent
active
058982329
ABSTRACT:
A personal information device is provided, which includes an integrated circuit coupled to a variety of peripheral devices. The integrated circuit is configured with a core section and one or more input/output sections. The core section is powered independently of the input/output sections, allowing selective power down of peripheral components coupled to the integrated circuit without the use of external buffers. The input/output sections are configured with unique input/output circuits which perform the buffering task. The integrated circuit is further configured with a partial reset. The partial reset selectively forces portions of the integrated circuit to an initial state while other portions continue to operate. One particular embodiment of the integrated circuit is configured with a CPU and an RTC unit which comprises configuration RAM and a real time clock facility. When the partial reset is activated, the RTC unit is not reset but the CPU is reset. When the personal information device detects the need to conserve power, the power supply or a reset unit asserts the partial reset. Additionally, the power supply powers down selected peripheral components and the associated input/output driver sections while retaining power to the core section. Time/date and configuration information is therefore retained and power consumption is reduced.
REFERENCES:
patent: 4675538 (1987-06-01), Epstein
patent: 5056712 (1991-10-01), Enck
patent: 5138198 (1992-08-01), Shen et al.
patent: 5155856 (1992-10-01), Bock et al.
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5347163 (1994-09-01), Yoshimura
patent: 5388265 (1995-02-01), Volk
patent: 5390350 (1995-02-01), Chung et al.
patent: 5450027 (1995-09-01), Gabara
patent: 5504909 (1996-04-01), Webster et al.
patent: 5561384 (1996-10-01), Reents et al.
patent: 5613130 (1997-03-01), Teng et al.
patent: 5623501 (1997-04-01), Cooke et al.
patent: 5627413 (1997-05-01), Mughir et al.
Dallas Semiconductor Data Sheet DS12887 entitled, Real Time Clock, 1993, pp. 291-307.
Patent Abstracts of Japan, vol. 017, No. 230, May 11, 1993 & JP, A, 04 360313 (Mitsubishi Electric Corp.), Dec. 14, 1992.
Patent Abstracts of Japan, vol. 95, No. 007 & JP, A, 07 170166 (Hitachi Ltd.; Others: 01), Jul. 4, 1995.
Patent Abstracts of Japan, vol. 017, No. 328 (E-1385), Jun. 22, 1993 & JP, A, 05 037343 (NEC IC Microcomput Syst. Ltd.), Feb. 12, 1993.
Patent Abstracts of Japan, vol. 015, No. 410 (P-1264), Oct. 18, 1991 & JP, A, 03 166615, Jul. 18, 1991.
Motorola Technical Developments, vol. 24, Mar. 1, 1995, pp. 136-139, XP000500377, Moss, B., et al.: "A Split Supply PCMCIA Interface IC".
Ellis Mark T.
Reents Daniel B.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Elms Richard T.
Kaplan Jonathan
Merkel Lawrence J.
LandOfFree
Input/output section of an integrated circuit having separate po does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output section of an integrated circuit having separate po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output section of an integrated circuit having separate po will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-687162