Wave transmission lines and networks – Plural channel systems – Having branched circuits
Reexamination Certificate
2006-02-28
2006-02-28
Lee, Benny (Department: 2817)
Wave transmission lines and networks
Plural channel systems
Having branched circuits
C333S005000, C333S012000, C333S033000, C336S200000
Reexamination Certificate
active
07005939
ABSTRACT:
An I/O circuit disposed on an integrated circuit substrate and having reduced parasitic capacitance. The I/O circuit includes a signal line segmented into a first signal line segment and a second signal line segment, and an inductive structure disposed between the first and second signal line segments. An on-chip termination element is coupled to the first signal line segment, and an electrostatic discharge (ESD) element is coupled to the second signal line segment.
REFERENCES:
patent: 4684438 (1987-08-01), Lazzari
patent: 5751015 (1998-05-01), Corbett et al.
patent: 5861659 (1999-01-01), Okabe
patent: 5969929 (1999-10-01), Kleveland et al.
patent: 6097066 (2000-08-01), Lee et al.
patent: 6175727 (2001-01-01), Mostov
patent: 6329694 (2001-12-01), Lee et al.
patent: 6433665 (2002-08-01), Huang et al.
patent: 6448865 (2002-09-01), Miller
patent: 6476704 (2002-11-01), Goff
patent: 6703907 (2004-03-01), van der Wagt
patent: 360000769 (1985-01-01), None
C. Patrick Yue and S. Simon Wong, “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's,” IEEE Journal of Solid-State Circuits, May 1988, vol. 33, No. 5.
Ali Hajimiri and Thomas H. Lee, “Design Issues in CMOS Differential LC Oscillators,” IEEE Journal of Solid-State Circuits, May 1999, vol. 34, No. 5.
Sunderarajan S. Mohan, et al., “Simple Accurate Expressions for Planar Spiral Inductances,” IEEE Journal of Solid-State Circuits, Oct. 1999, pp. 1419-1424, vol. 34, No. 10.
Marc Tiebout, “Low-Power Low-Phase-Noise Differentially Tuned Quadrature VCO Design in Standard CMOS,” IEEE Journal of Solid-State Circuits, Jul. 2001, pp. 1018-1024, vol. 36, No. 7.
Sedra et al., “Microelectronic Circuits”, 1998, Oxford University Press, 4th Edition, pp. 358-359.
Cao, “A Partial Design Analysis of the Samsung KM416H4301T-G1-4Mx16 Double Data Rate SDRAM”, Semiconductor Insights Inc., Mar. 1999.
Chau Pak S.
Horowitz Mark A.
Stojanovic Vladimir M.
Zerbe Jared L.
Glenn Kimberly
Lee Benny
Rambus Inc.
Vierra Magen Marcus Harmon & DeNiro LLP
LandOfFree
Input/output circuit with on-chip inductor to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output circuit with on-chip inductor to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output circuit with on-chip inductor to reduce... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3651354