Input/output bus architecture with parallel arbitration

Details Input/output bus architecture with parallel arbitration Input/output bus architecture with parallel arbitration

1993-02-26

1995-10-17

Harvey, Jack B.

395299, 395730, G06F 1314

Patent

active

054598400

ABSTRACT:
A high performance bus suitable for high speed internetworking applications which is based on three bus phase types, including an arbitration phase, an address phase, and a data phase. The arbitration, address, and data phases share a single set of lines. Distributed arbitration logic on each of the interface devices supplies local arbitration codes to a particular line in the set of lines in the arbitration cycle, and detects an arbitration win during the same phase in response to the local arbitration code, and other arbitration codes driven on the set of lines during the arbitration cycle. Each module coupled to the bus also assigned a local priority code. During the arbitration cycle, both the arbitration code and the priority code are driven on respective subsets of the shared sets of lines. Assertion of the local priority code overrides normal requests for the bus. The arbitration logic on each module includes a bus request logic which has the effect of defining arbitration cycles, such that in a particular arbitration phase, a group of modules that asserts a bus request signal controls the bus request signal until all modules in the group have won arbitration.

REFERENCES:
patent: 4451881 (1984-05-01), Grice et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4620278 (1986-10-01), Ellsworth et al.
patent: 4827409 (1989-05-01), Dickson
patent: 4837767 (1989-06-01), Hartwell et al.
patent: 4858234 (1989-08-01), Hartwell et al.
patent: 4864496 (1989-09-01), Triolo et al.
patent: 4897779 (1990-01-01), Dickson et al.
patent: 4933845 (1990-06-01), Hayes
patent: 4979097 (1990-12-01), Triolo et al.
patent: 5020020 (1991-05-01), Pomfret et al.
patent: 5101479 (1992-03-01), Baker et al.
patent: 5119292 (1992-06-01), Baker et al.
patent: 5148545 (1992-09-01), Herbst et al.
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5179705 (1993-01-01), Kent
patent: 5199106 (1993-03-01), Bourke et al.
patent: 5263163 (1993-11-01), Holt et al.
patent: 5307466 (1994-04-01), Chang
patent: 5388232 (1995-02-01), Sullivan et al.
Andrews, "Mezzanine buses struggle with standards", Computer Design, Jul. 1991, pp. 81-82, 84 and 86-88.
Lieberman, "Variety of enhancements revitalize 16-bit buses", Computer Design, Jul. 1988, pp. 41-42 and 44-45.
Lyle, "A Ride on the SBus", Byte, May 1992, pp. 283-287.
Meade, "The Battle over BI", DEC Professional, Dec. 1988, pp. 48 and 50-52.
Wilson, "BI Bus Boosts Performance of VAX Systems", Digital Design, Mar. 1986, pp. 46, 48, 50 and 52.

Affiliated with

Also associated with

Rating

Input/output bus architecture with parallel arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input/output bus architecture with parallel arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output bus architecture with parallel arbitration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-604948