Input/output buffer

Details Input/output buffer Input/output buffer

2005-04-19

2005-04-19

Nguyen, Long (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C327S108000, C327S170000, C326S083000

Reexamination Certificate

active

06882188

ABSTRACT:
An input/output buffer. An input/output circuit has a transmission terminal coupled to an I/O pad, and a floating N-well region. A P-gate control circuit conveys the second gate control signal to the gate of the first PMOS transistor. A feedback detection device is coupled between the transmission terminal and an N-well control circuit to output a feedback signal according to an input voltage at the I/O pad. The N-well control circuit adjusts the voltage level at the N-well region of the first PMOS transistor according to the feedback signal output from the feedback detection device.

REFERENCES:
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5966026 (1999-10-01), Partovi et al.
patent: 6084431 (2000-07-01), Shigehara et al.
patent: 6320415 (2001-11-01), Lee

Affiliated with

Also associated with

Rating

Input/output buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input/output buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3412900