Input buffer of memory device for reducing current consumption i

Details Input buffer of memory device for reducing current consumption i Input buffer of memory device for reducing current consumption i

1997-11-26

1999-05-11

Zarabean, A.

Static information storage and retrieval

Powering

Data preservation

36518905, 365236, G11C7/00

Patent

active

059035080

ABSTRACT:
An input buffer of memory device for reducing current consumption in standby mode comprising a bus input buffer for inputting successive bus data signals through a bus and buffering the inputted bus data signals, and a flag buffer for generating a control signal in response to a system clock signal and a flag signal indicative of a bus data input time point to operate the bus input buffer before a first one of the bus data signals arrives at the bus input buffer and to allow the bus input buffer to enter a standby mode at once after the bus data signal input is completed, the flag signal being enabled before the first bus data signal is inputted and disabled before the bus data signal input is completed. According to the present invention, signal increase can be suppressed and power consumption can be reduced.

REFERENCES:
patent: 5542067 (1996-07-01), Chappel
patent: 5673398 (1997-09-01), Takeda

Affiliated with

Also associated with

Rating

Input buffer of memory device for reducing current consumption i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input buffer of memory device for reducing current consumption i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer of memory device for reducing current consumption i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-250943