Input buffer

Details Input buffer Input buffer

1982-03-15

1984-09-04

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307451, 307475, H03K 502, H03K 19092

Patent

active

044699590

ABSTRACT:
An input buffer circuit for translating TTL level inputs to CMOS levels and which constitutes a part of a monolithic semiconductor device is provided. An input inverter stage has the source of its load transistor connected via a bipolar transistor to a first voltage level. When a second voltage level at which the monolithic semiconductor device is intended to operate exceeds the first voltage level, an MOS transistor coupled in parallel with the bipolar transistor bypasses the bipolar transistor and connects the source of the load transistor directly to the first voltage level, thus eliminating the V.sub.BE drop of the bipolar transistor. The bypass means compensate for the body effect of the load transistor and maintain the switch point of the input inverter stage at a relatively constant point.

REFERENCES:
patent: 4032795 (1977-06-01), Hale
patent: 4258272 (1981-03-01), Huang
patent: 4406957 (1983-09-01), Atherton

Affiliated with

Also associated with

Rating

Input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1893941