Input and output noise reduction circuit

Details Input and output noise reduction circuit Input and output noise reduction circuit

1998-12-04

1999-11-16

Jackson, Stephen W

Electricity: electrical systems and devices

Safety and protection of systems and devices

Transient responsive

361 56, 361118, 361119, H02H 322

Patent

active

059868686

ABSTRACT:
A circuit for limiting voltage transient excursions on a power supply node is disclosed. The circuit includes a first field effect transistor dispose to provide a capacitance and having source and drain electrodes coupled to said external supply node path and having a gate electrode and first and second clamp transistors. A resistance is coupled between the gate electrode of said first transistor and the internal supply return node and to gate electrodes of the clamp transistors. The circuit also include process resistances between internal and external supply connection to provide a charge transfer path between external and internal supply nodes and external and internal return nodes.

REFERENCES:
patent: 5511171 (1996-04-01), Bowman
patent: 5841271 (1998-11-01), Nagayama
patent: 5877930 (1999-03-01), Gist

Affiliated with

Also associated with

Rating

Input and output noise reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input and output noise reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input and output noise reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1332127