Boots – shoes – and leggings
Patent
1988-12-20
1991-07-30
Chan, Eddie P.
Boots, shoes, and leggings
3642624, 3642627, 3642632, 3642808, G06F 940, G06F 946
Patent
active
050364588
ABSTRACT:
An information processor has at least one interface unit by which the processor is coupled to peripheral equipment. The interface unit can selectively generate either a first mode signal or a second mode signal when the processor performs an interruption operation according to request from the peripheral equipment. When the processor performs the interruption operation in response to the first mode signal, a stack operation for saving information necessary to restart execution of a program which is stopped by the interruption in a stack memory is performed before the start of the interruption operation. The processor can perform the interruption operation in response to the second mode signal without the stack operation, providing an improved processor with less overhead. The two interruption mode technique is described in a number of applications, including D/A conversion, serial data transmission and reception, and operation of computer peripheral devices.
REFERENCES:
patent: 3373408 (1968-03-01), Ling
patent: 3909794 (1975-09-01), Soltsien
patent: 4091447 (1978-05-01), Dillon et al.
patent: 4250546 (1981-02-01), Boney et al.
patent: 4530049 (1985-07-01), Zee
Abe Mitsue
Kariya Kohichi
Katori Shigetatsu
Maehashi Yukio
Matsushima Osamu
Chan Eddie P.
NEC Corporation
LandOfFree
Information processor executing interruption program without sav does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processor executing interruption program without sav, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processor executing interruption program without sav will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1546641