Information processing system

Details Information processing system Information processing system

1990-01-04

1992-11-17

MacDonald, Allen R.

G06F 1518

Patent

active

051650100

ABSTRACT:
An information processing system includes a plurality of functional blocks (neurons) and a data bus for transmitting in common the outputs of the individual functional blocks (neurons). Data transaction among the functional blocks (neurons) is performed through the data bus on the time-division basis. For preventing the outputs from conflicting or competition, addresses are assigned to the individual blocks (neurons), respectively, so that only the functional blocks (neuron) having the own address designated by the address signal supplied through an address bus outputs data signal onto the data bus, while the other functional blocks (neurons) receive the information on the data bus as the signal originating in the functional block whose address is designated at that time point. The addresses are sequentially changed. During a round of the address signals, data are transmitted from given functional blocks (neurons) to other given functional blocks (neurons).

REFERENCES:
patent: 4004282 (1977-01-01), Weber
patent: 4893255 (1990-01-01), Tomlinson et al.
patent: 4943931 (1990-07-01), Allen
patent: 4947482 (1990-08-01), Brown
patent: 4974169 (1990-11-01), Engle
Houselander et al., "Time-Multiplexed Analogue Circuit for Implementing Artificial Neural Networks", Electronics Letters, vol. 24, No. 23, Nov. 10, 1988, pp. 1413-1414.
Hansen et al., "A Time-Multiplexed Switched-Capacitor Circuit for Neural Network Applications", IEEE Internal Symp. on Circuits & Systems, 1989, vol. 3, pp. 2177-2180.
Eberhardt et al., "Design of Parallel Hardware Neural Network Systems from Custom Analog VLSI `Building Block` Chips", IJCNN Int'l Joint Conf on Neural Networks 1989 vol. II pp. 183-190.
Lippman, "An Introduction to Computing with Neural Nets", IEEE ASSP Magazine, Apr. 1987, pp. 4-21.
Holler et al., "An Electrically Trainable Artificial Neural Network (ETANN) with 10240 `Floating Gate` Synapses", Prer. Int'l Annual Conf. on Neural Networks 1989 p.II. 191-6.
Bailey et al., "Way VLSI Implementation of Associative VLENS Require Connection Multiplexing ", IEEE Int'l Conf. on Neural Networks 1988, vol. II, pp. 173-178.
Shwartz, "A Neural Chips Survey", Alexpert, Dec. 1990, pp. 34-39.
Graf et al., "A CMOS Associative Member Chip Based on Neural Networks", 1987 IEEE Int'l Solid-State Circuits Conference, pp. 304-305.

Affiliated with

Also associated with

Rating

Information processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Information processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1178054