Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2005-08-30
2005-08-30
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S116000, C327S119000, C327S160000
Reexamination Certificate
active
06937082
ABSTRACT:
A multiplication circuit and a phase synchronization circuit as components of a digital PLL circuit adjust an oscillation frequency and a phase, respectively, of a multiplied clock by adjusting a count value of a digital counter. A CPU sets a count value for oscillating an oscillation circuit of the multiplication circuit at a frequency which is the same as that of a reference clock or is a multiple of the frequency of the reference clock in a digital counter of the multiplication circuit in accordance with a program set by the user of the information processing apparatus, and sets a count value for synchronizing the phase of an output clock with the phase of the reference clock in a digital counter of the phase synchronization circuit.
REFERENCES:
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5687202 (1997-11-01), Eitrheim
patent: 5771264 (1998-06-01), Lane
patent: 5995441 (1999-11-01), Kato et al.
patent: 6049238 (2000-04-01), Shimizu et al.
patent: 6157226 (2000-12-01), Ishimi
patent: 6225840 (2001-05-01), Ishimi
patent: 6330197 (2001-12-01), Currin et al.
patent: 6348823 (2002-02-01), Pan
patent: 6366150 (2002-04-01), Ishimi
patent: 6424193 (2002-07-01), Hwang
patent: 6441662 (2002-08-01), Ikeda
patent: 6493829 (2002-12-01), Kubo
patent: 6633190 (2003-10-01), Alvandpour et al.
patent: 6639958 (2003-10-01), Hohler et al.
patent: 6642762 (2003-11-01), von Kaenel
patent: 6690525 (2004-02-01), Ruegg et al.
patent: 11-340823 (1999-12-01), None
patent: 2000-244309 (2000-09-01), None
patent: 87117701 (1998-10-01), None
patent: 88110960 (1999-06-01), None
patent: PCT/WO85/02275 (1985-05-01), None
Kouichi Ishimi et al., “A Full-Digital PLL for Low Voltage LSis”, Technical Report of IEICE, The Institute of Electronics, Information and Communication Engineers, ED97-45, SDM97-23, ICD97-35, Jun. 1997, pp. 29-36.
Michel Cmobes et al., “A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells” IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 958-965.
Callahan Timothy P.
McDermott Will & Emery LLP
Nguyen Hai L.
LandOfFree
Information processing apparatus with clock generating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus with clock generating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus with clock generating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3439982